Computer-aided design and analysis of circuits and semiconductor
Integrated circuit design processing
Logic design processing
Inventor
active
Method and system for efficient validation of clock skews...
Method for reducing wiring congestion in a VLSI chip design
Method of minimizing early-mode violations causing minimum...
System and method for sign-off timing closure of a VLSI chip
No associations
LandOfFree
Pooja M. Kotecha does not yet have a rating. At this time, there are no reviews or comments for this inventor.
If you have personal experience with Pooja M. Kotecha, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Pooja M. Kotecha will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-P-2307704