Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
Inventor
active
Formally deriving a minimal clock-gating scheme
Method and apparatus for performing equivalence checking on...
Method and system for verifying the equivalence of digital...
Method of operand width reduction to enable usage of...
Method to reduce power consumption of a register file with...
No associations
LandOfFree
Nicolas Maeding does not yet have a rating. At this time, there are no reviews or comments for this inventor.
If you have personal experience with Nicolas Maeding, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Nicolas Maeding will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-P-2162245