Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
On insulating substrate or layer
Inventor
active
Quasi self-aligned source/drain FinFET process
Self-aligned planar double-gate process by self-aligned...
Semiconductor device structure with active regions having...
Ultra-thin body super-steep retrograde well (SSRW) FET devices
Ultra-thin Si channel CMOS with improved series resistance
No associations
LandOfFree
Mei-Kei Ieong does not yet have a rating. At this time, there are no reviews or comments for this inventor.
If you have personal experience with Mei-Kei Ieong, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Mei-Kei Ieong will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-P-3115298