Static information storage and retrieval
Floating gate
Particular biasing
Inventor
active
Architecture for erasing very small areas of flash EPROMs
Method of making a three-dimensional memory cell with integral s
Process for reducing program disturbance in EEPROM arrays
Three-dimensional contactless non-volatile memory cell
Three-dimensional memory cell with integral select transistor
No associations
LandOfFree
Jyh-Cherng J. Tzeng does not yet have a rating. At this time, there are no reviews or comments for this inventor.
If you have personal experience with Jyh-Cherng J. Tzeng, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Jyh-Cherng J. Tzeng will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-P-1049260