Electronic digital logic circuitry
Interface
Current driving
Inventor
active
Clock and data recovery with a feedback loop to adjust the...
ESD protection of output buffers
ESD protection of output buffers
High speed CMOS output buffer using 3 volt or lower supply volta
Variable phase shifting clock generator
No associations
LandOfFree
Juergen Pianka does not yet have a rating. At this time, there are no reviews or comments for this inventor.
If you have personal experience with Juergen Pianka, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Juergen Pianka will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-P-181389