Electronic digital logic circuitry
Signal sensitivity or transmission integrity
Bus or line termination
Inventor
active
Added P-well implantation for uniform current distribution in ES
Bi-modal erase method for eliminating cycling-induced flash EEPR
Bipolar-based SCR for electrostatic discharge protection
Bonding pad structure and method of forming the same
Channel stop ion implantation method for CMOS integrated...
No associations
LandOfFree
Jian-Hsing Lee does not yet have a rating. At this time, there are no reviews or comments for this inventor.
If you have personal experience with Jian-Hsing Lee, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Jian-Hsing Lee will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-P-137976