Semiconductor device manufacturing: process
Formation of semiconductive active region on any substrate
Polycrystalline semiconductor
Inventor
active
Alignment marks with salicided spacers between bitlines for...
Alignment system for planar charge trapping dielectric...
Bitline implant utilizing dual poly
Dummy wordline for erase and bitline leakage
Memory array having shallow bit line with silicide contact...
No associations
LandOfFree
Jean Yee-Mei Yang does not yet have a rating. At this time, there are no reviews or comments for this inventor.
If you have personal experience with Jean Yee-Mei Yang, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Jean Yee-Mei Yang will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-P-2262344