Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
Inventor
active
Automatable scan partitioning for low power using external...
Automatable scan partitioning for low power using external...
Decode logic selecting IC scan path parts
Divided scan path with decode logic receiving select control...
System and method for estimating test escapes in integrated...
No associations
LandOfFree
Jayashree Saxena does not yet have a rating. At this time, there are no reviews or comments for this inventor.
If you have personal experience with Jayashree Saxena, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Jayashree Saxena will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-P-2289402