Decode logic selecting IC scan path parts

Details Decode logic selecting IC scan path parts Decode logic selecting IC scan path parts

2007-05-15

2007-05-15

Britt, Cynthia (Department: 2138)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital logic testing

Reexamination Certificate

active

10886189

ABSTRACT:
Scan architectures are commonly used to test digital circuitry in integrated circuits. The present invention describes a method of adapting conventional scan architectures into a low power scan architecture. The low power scan architecture maintains the test time of conventional scan architectures, while requiring significantly less operational power than conventional scan architectures. The low power scan architecture is advantageous to IC/die manufacturers since it allows a larger number of circuits (such as DSP or CPU core circuits) embedded in an IC/die to be tested in parallel without consuming too much power within the IC/die. Since the low power scan architecture reduces test power consumption, it is possible to simultaneously test more die on a wafer than previously possible using conventional scan architectures. This allows wafer test times to be reduced which reduces the manufacturing cost of each die on the wafer.

REFERENCES:
patent: 6073254 (2000-06-01), Whetsel
patent: 6418545 (2002-07-01), Adusumilli
patent: 63198884 (1988-08-01), None

Affiliated with

Also associated with

Rating

Decode logic selecting IC scan path parts does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Decode logic selecting IC scan path parts, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Decode logic selecting IC scan path parts will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3745610