Automatable scan partitioning for low power using external...

Details Automatable scan partitioning for low power using external... Automatable scan partitioning for low power using external...

2011-01-11

2011-01-11

Britt, Cynthia (Department: 2117)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital logic testing

C714S727000

Reexamination Certificate

active

07870451

ABSTRACT:
Scan architectures are commonly used to test digital circuitry in integrated circuits. The present invention describes a method of adapting conventional scan architectures into a low power scan architecture. The low power scan architecture maintains the test time of conventional scan architectures, while requiring significantly less operational power than conventional scan architectures. The low power scan architecture is advantageous to IC/die manufacturers since it allows a larger number of circuits (such as DSP or CPU core circuits) embedded in an IC/die to be tested in parallel without consuming too much power within the IC/die. Since the low power scan architecture reduces test power consumption, it is possible to simultaneously test more die on a wafer than previously possible using conventional scan architectures. This allows wafer test times to be reduced which reduces the manufacturing cost of each die on the wafer.

REFERENCES:
patent: 5187394 (1993-02-01), Hoshizaki et al.
patent: 6044417 (2000-03-01), Muljono et al.
patent: 6073254 (2000-06-01), Whetsel
patent: 6223315 (2001-04-01), Whetsel
patent: 6957371 (2005-10-01), Ricchetti et al.
Gerstendorfer, S.; Wunderlich, H.-J.; , “Minimized power consumption for scan-based BIST,” Test Conference, 1999. Proceedings. International , vol., No., pp. 77-84, 1999 doi: 10.1109/TEST.1999.805616.
Christian Zoellin; Hans-Joachim Wunderlich; Nicolas Maeding; Jens Leenstra; , “BIST Power Reduction Using Scan-Chain Disable in the Cell Processor,” Test Conference, 2006. ITC '06. IEEE International , vol., No., pp. 1-8, Oct. 2006 doi: 10.1109/TEST.2006.297695.

Affiliated with

Also associated with

Rating

Automatable scan partitioning for low power using external... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Automatable scan partitioning for low power using external..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Automatable scan partitioning for low power using external... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2708045