Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2007-03-09
2009-11-10
Britt, Cynthia (Department: 2117)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
Reexamination Certificate
active
07617429
ABSTRACT:
Scan architectures are commonly used to test digital circuitry in integrated circuits. The present invention describes a method of adapting conventional scan architectures into a low power scan architecture. The low power scan architecture maintains the test time of conventional scan architectures, while requiring significantly less operational power than conventional scan architectures. The low power scan architecture is advantageous to IC/die manufacturers since it allows a larger number of circuits (such as DSP or CPU core circuits) embedded in an IC/die to be tested in parallel without consuming too much power within the IC/die. Since the low power scan architecture reduces test power consumption, it is possible to simultaneously test more die on a wafer than previously possible using conventional scan architectures. This allows wafer test times to be reduced which reduces the manufacturing cost of each die on the wafer.
REFERENCES:
patent: 4701921 (1987-10-01), Powell et al.
patent: 4710931 (1987-12-01), Bellay et al.
patent: 5881068 (1999-03-01), Kim et al.
patent: 6073254 (2000-06-01), Whetsel
patent: 6223315 (2001-04-01), Whetsel
patent: 6418545 (2002-07-01), Adusumilli
patent: 6957371 (2005-10-01), Ricchetti et al.
“Hierarchical test access architecture for embedded cores in anintegrated circuit” by Bhattacharya, D. This paper appears in: VLSI Test Symposium, 1998. Proceedings. 16th IEEE Publication Date: Apr. 26-30, 1998 On page(s): 8-14 ISBN: 0-8186-8436-4 INSPEC Accession No. 6039765.
“Reconfigurable scan chains: A novel approach to reduce test application time” Narayanan et al. Computer-Aided Design, 1993. ICCAD-93. Digest of Technical Papers., 1993 IEEE/ACM International Conference on Publication Date: Nov. 7-11, 1993 On page(s): 710-7151SBN: 0-8186-4490-7 INSPEC Accession No. 4979762.
Saxena Jayashree
Whetsel Lee D.
Bassuk Lawrence J.
Brady W. James
Britt Cynthia
Telecky , Jr. Frederick J.
Texas Instruments Incorporated
LandOfFree
Automatable scan partitioning for low power using external... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Automatable scan partitioning for low power using external..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Automatable scan partitioning for low power using external... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4141974