Computer-aided design and analysis of circuits and semiconductor
Design of semiconductor mask or reticle
Layout generation
Inventor
active
Alignment mark configuration
Charge effect and electrostatic damage prevention method on...
Method and system for a pattern layout split
Method for improving the critical dimension uniformity of...
Method of defining forbidden pitches for a lithography...
No associations
LandOfFree
Jaw-Jung Shin does not yet have a rating. At this time, there are no reviews or comments for this inventor.
If you have personal experience with Jaw-Jung Shin, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Jaw-Jung Shin will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-P-2308329