Semiconductor device manufacturing: process
Formation of electrically isolated lateral semiconductive...
Grooved and refilled with deposited dielectric material
Inventor
active
Integrated circuit having ultralow-K dielectric layer
Interconnect capping layer and method of fabrication
Intermetal dielectric layer for integrated circuits
Intermetal dielectric layer for integrated circuits
Method for reducing silicide defects in integrated circuits
No associations
LandOfFree
Huang Liu does not yet have a rating. At this time, there are no reviews or comments for this inventor.
If you have personal experience with Huang Liu, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Huang Liu will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-P-2027009