Method of using an insulator spacer to form a narrow base width

Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

438316, H01L 218238, H01L 21331, H01L 218222

Patent

active

057286132

ABSTRACT:
A process has been developed in which narrow base width, lateral bipolar junction transistors, and narrow channel length MOSFET devices, can be simultaneously fabricated, in a silicon on insulator layer. The narrow base width is defined by the width of an insulator sidewall spacer, formed on the sides of a polysilicon gate structure. The narrow base width, resulting in increased transistor gain and switching speed, along with reductions in parasitic capacitances, due to placing devices in a silicon on insulator layer, result in enhanced device performance.

REFERENCES:
patent: 4997782 (1991-03-01), Bergonzoni
patent: 5258318 (1993-11-01), Buti et al.
patent: 5610087 (1997-03-01), Hsu et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method of using an insulator spacer to form a narrow base width does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of using an insulator spacer to form a narrow base width , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of using an insulator spacer to form a narrow base width will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-957192

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.