RRAM flipflop rcell memory generator

Details RRAM flipflop rcell memory generator RRAM flipflop rcell memory generator

2007-03-20

2007-03-20

Mai, Son L. (Department: 2827)

Static information storage and retrieval

Read/write circuit

Including specified plural element logic arrangement

C365S189011, C365S230010

Reexamination Certificate

active

11259228

ABSTRACT:
An RRAM flip-flop rcell memory of the type having a write address decoder, a read address decoder, a set of n flip flops, one AND gate associated with each flip flop in the set, a set of w OR gates where each of the w OR gates in the set has n inputs, the improvement comprising only one write address decoder, and replacing the read address decoder and the set of AND gates and the set of OR gates with no more than one multiplexor, thereby providing a reduction in a path length from an rcell memory input to an rcell memory output and thereby improving timing of the rcell memory, while reducing fanout size of the rcell. In a preferred embodiment, the multiplexor includes fewer than w OR gates, and fewer than n AND gates, and two decoders, which are commonly connected to outputs of the n flip flops.

REFERENCES:
patent: 5079694 (1992-01-01), Nakagawa et al.
patent: 2006/0028897 (2006-02-01), Vernenker et al.

Affiliated with

Also associated with

Rating

RRAM flipflop rcell memory generator does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with RRAM flipflop rcell memory generator, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and RRAM flipflop rcell memory generator will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3774032