Methods of fabricating integrated circuit devices including...

Details Methods of fabricating integrated circuit devices including... Methods of fabricating integrated circuit devices including...

2007-07-31

2007-07-31

Fourson, George (Department: 2823)

Semiconductor device manufacturing: process

Making field effect device having pair of active regions...

Having insulated gate

C438S294000, C438S296000, C438S618000, C438S669000, C438S672000, C438S692000, C257SE21304, C257SE21305

Reexamination Certificate

active

11201803

ABSTRACT:
An integrated circuit device, e.g., a memory device, includes a substrate, and a plurality of rows of active regions in the substrate, the active regions arranged in a staggered pattern such that active regions of a first row are aligned with portions of an isolation region separating active regions of an adjacent second row. Source and drain regions are in the active regions and are arranged such that each active region comprises a drain region disposed between two source regions. A plurality of word line structures are on the substrate, arranged transverse to the rows of active regions such that that word line structures cross the active regions between the source regions and the drain regions. Respective rows of conductive pads are disposed between respective adjacent word lines structures, including first conductive pads on the source regions, second conductive pads on the drain regions, and third conductive on isolation regions separating active regions. A plurality of bit line structures are on the substrate, extending transverse to the word line structures and contacting the second conductive pads. Related methods of fabrication are also described.

REFERENCES:
patent: 5877522 (1999-03-01), Kasi
patent: 6174767 (2001-01-01), Chi
patent: 6187627 (2001-02-01), Chen et al.
patent: 6214688 (2001-04-01), Hwang et al.
patent: 6320240 (2001-11-01), Miyoshi
patent: 2002/0192924 (2002-12-01), Hwang et al.
patent: 2004/0007725 (2004-01-01), Son
patent: 20000269333 (2001-11-01), None
patent: 2000-66345 (2000-11-01), None
Notice to Submit Response, Korean Application No. 10-2001-0029731, Jan. 29, 2003.
Kohyama, et al., “A Fully Printable, Self-aligned and Planarized Stacked Capacitor DRAM Cell Technology for 1Gbit DRAM and Beyond,” 1997 Symposium on VLSI Technology Digest of Technical Papers, pp. 17-18.
Office Action, German Patent Application No. 102 23 748.4-33, Jan. 24, 2007.
Office Action, German Application No. 102 23 748.4-33, Jun. 2, 2005.

Affiliated with

Also associated with

Rating

Methods of fabricating integrated circuit devices including... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methods of fabricating integrated circuit devices including..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods of fabricating integrated circuit devices including... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3733987