Method of reducing fringing capacitance in a MOSFET

Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C438S595000, C257SE21640

Reexamination Certificate

active

07132342

ABSTRACT:
In a method of reducing the fringing capacitance of a MOSFET, the nitride spacers on the sides of the MOSFET gate are etched away to form trenches, which are plugged to define air spacers.

REFERENCES:
patent: 5915182 (1999-06-01), Wu
patent: 6468877 (2002-10-01), Pradeep et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method of reducing fringing capacitance in a MOSFET does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of reducing fringing capacitance in a MOSFET, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of reducing fringing capacitance in a MOSFET will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3645485

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.