Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2006-05-30
2006-05-30
DeCady, Albert (Department: 2138)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
Reexamination Certificate
active
07055077
ABSTRACT:
Systems and methods for improved performance of built-in-self-tests (BISTs) in integrated circuits, where variability is introduced into the self tests to improve the coverage of the tests. In one embodiment, an LBIST system includes scan chains interposed between levels of functional logic in a circuit under test. An exemplary method includes the steps of, for each of one or more initial scan chains, filling the initial scan chains with data comprising a pseudorandom pattern of bits, determining a number of levels of functional circuitry and corresponding subsequent scan chains through which to propagate the data and propagating the data from the initial scan chains through the determined number of levels of functional circuitry and corresponding subsequent scan chains. The number of levels of circuitry through which data is propagated is varied from one test cycle to another based upon a pseudorandom input signal.
REFERENCES:
patent: 5574733 (1996-11-01), Kim
patent: 5783960 (1998-07-01), Lackey
patent: 5983380 (1999-11-01), Motika et al.
patent: 6327685 (2001-12-01), Koprowski et al.
patent: 6442720 (2002-08-01), Koprowski et al.
patent: 6442723 (2002-08-01), Koprowski et al.
patent: 6516432 (2003-02-01), Motika et al.
patent: 6807646 (2004-10-01), Williams et al.
Bushard Louis B.
Kiryu Naoki
DeCady Albert
DLA Piper Rudnick Gray Cary US LLP
Kabushiki Kaisha Toshiba
Kerveros James C.
LandOfFree
Systems and methods for circuit testing does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Systems and methods for circuit testing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Systems and methods for circuit testing will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3552847