Liner materials

Details Liner materials Liner materials

2000-05-23

2003-03-04

Jones, Deborah (Department: 1775)

Stock material or miscellaneous articles

All metal or with adjacent metals

Composite; i.e., plural, adjacent, spatially distinct metal...

C428S632000, C428S651000, C428S660000, C428S432000, C428S433000, C428S469000, C428S698000, C428S332000, C257S750000, C257S751000, C257S774000

Reexamination Certificate

active

06528180

ABSTRACT:

BACKGROUND OF THE DISCLOSURE
1. Field of the Invention
The present invention relates to liner materials and, more particularly the use of liner materials in integrated circuit fabrication.
2. Description of the Background Art
Integrated circuits have evolved into complex devices that can include millions of components (e. g., transistors, capacitors and resistors) on a single chip. The evolution of chip designs continually requires faster circuitry and greater circuit density. The demands for greater circuit density necessitate a reduction in the dimensions of the integrated circuit components.
As the dimensions of the integrated circuit components are reduced (e. g., sub-micron dimensions), the materials used to fabricate such components contribute to the electrical performance of such components. For example, low resistivity metal interconnects (e. g., aluminum and copper) provide conductive paths between the components on integrated circuits. Typically, the metal interconnects are electrically isolated from each other by an insulating material.
Additionally, a liner material often separates the metal interconnects from the insulating material. The liner material can be a barrier layer to inhibit the diffusion of the metal into the insulating material. Diffusion of the metal into the insulating material is undesirable because such diffusion can affect the electrical performance of the integrated circuit, or render it inoperative. Alternatively, the liner material can be a nucleation layer (e. g., wetting layer) to which the interconnect metallization is adherent.
A combination of titanium (Ti) and/or titanium nitride (TiN), for example, is often used for the liner material. However, at high temperatures (e. g., temperatures greater than about 400° C.) Ti and/or TiN may react with Al to form titanium tri-aluminide (TiAl
3
). The formation of the TiAl
3
reduces the effective linewidth of the aluminum interconnects which undesirably increases the resistance of such interconnects and degrades the overall performance of the integrated circuit.
Therefore, a need exists in the art for integrated circuit metallization schemes including liner materials that are non-reactive with the metals used to form interconnects.
SUMMARY OF THE INVENTION
The present invention provides a method for metallizing integrated circuits. In one aspect, an integrated circuit is metallized by depositing liner material on a substrate followed by one or more metal layers. The liner material is selected from tantalum (Ta), tantalum nitride (TaN), niobium (Nb), niobium nitride (NbN), vanadium (V), vanadium nitride (VN), and combinations thereof. The liner material is preferably conformably deposited on the substrate using physical-vapor deposition (PVD). The one or more metal layers are conformably deposited on the barrier layer using chemical vapor deposition (CVD), physical vapor deposition (PVD), or a combination of both CVD and PVD.
In another aspect, a damascene interconnect is fabricated. In one embodiment, a process sequence includes providing a substrate with one or more dielectric layers thereon. The one or more dielectric layers on the substrate, have apertures defined therein. Liner material selected from tantalum (Ta), tantalum nitride (TaN), niobium (Nb), niobium nitride (NbN), vanadium (V), vanadium nitride (VN), and combinations thereof is conformably deposited on the one or more dielectric layers. Thereafter, the damascene interconnect is formed when one or more metal layers are conformably deposited on the liner material. The liner material is preferably conformably deposited on the substrate using physical vapor deposition (PVD). The one or more metal layers are conformably deposited on the barrier layer using chemical vapor deposition (CVD), physical vapor deposition (PVD), or a combination of both CVD and PVD.


REFERENCES:
patent: 4158613 (1979-06-01), Sogo
patent: 5231306 (1993-07-01), Meikle et al.
patent: 5378660 (1995-01-01), Ngan et al.
patent: 5592024 (1997-01-01), Aoyama et al.
patent: 5679980 (1997-10-01), Summerfelt
patent: 5760474 (1998-06-01), Schuele
patent: 5824599 (1998-10-01), Schacham-Diamand et al.
patent: 5856236 (1999-01-01), Lai et al.
patent: 5877087 (1999-03-01), Mosely et al.
patent: 5977634 (1999-11-01), Bai et al.
patent: 5989999 (1999-11-01), Levine et al.
patent: 5998225 (1999-12-01), Crenshaw et al.
patent: 6002174 (1999-12-01), Akram et al.
patent: 6013576 (2000-01-01), Oh et al.
patent: 6037258 (2000-03-01), Liu et al.
patent: 6153935 (2000-11-01), Edelstein et al.
patent: 6197688 (2001-03-01), Simpson
patent: 6207558 (2001-03-01), Singhvi et al.
patent: 6259160 (2001-07-01), Lopatin et al.
patent: 6265780 (2001-07-01), Yew et al.
patent: 6281121 (2001-08-01), Brown et al.
patent: 6300236 (2001-10-01), Harper et al.
patent: 307272 (1989-03-01), None
patent: 307272 (1989-03-01), None
patent: 0 851 483 (1998-07-01), None
patent: 0 856 884 (1998-08-01), None
patent: 0 939 437 (1999-09-01), None
patent: 2000-82741 (2000-03-01), None
patent: WO 98/54377 (1998-12-01), None
PCT International Search Report from PCT/US 01/15991, dated Jan. 28, 2002.
Wada, J., et al., “Low Resistance Dual Damascene Process by New A1 Reflow Using Nb Liner”, Micro-electronics Engineering Laboratory, Toshiba Corp., Japan, 5 pages. (No Date).
Ding, Y., et al., “Advanced Warm Aluminum for 0.25pm Plug Filling”, 1998 Materials Research Society, pp. 243-249 (No Month).
Yao, G., et al., “Advance Aluminum Planarization Solutions for Sub 0.25pm Technologies”, Applied Materials, 5 pages. (No Date).
Fix, R., “Chemical Vapor Deposition of Vanadium, Niobium, and Tantalum Nitride Thin Films”, Department of Chemistry, Harvard University, Mass., 1993, 6 pages. (No Month).
Paranjpe, A., “CVD TaN Barrier for Copper Metallization and DRAM Bottom Electrode”, CVC, Inc., Fremont, CA., 3 pages.
U.S. patent application Ser. No. 09/340,977.
U.S. patent application Ser. No. 09/522,635. No Date.
U.S. patent application Ser. No. 09/612,854.

Affiliated with

Also associated with

Rating

Liner materials does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Liner materials, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Liner materials will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3023464