System and method for at-speed interconnect tests

Details System and method for at-speed interconnect tests System and method for at-speed interconnect tests

1999-01-05

2002-03-12

Ton, David (Department: 2784)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital logic testing

C714S728000, C714S732000

Reexamination Certificate

active

06357026

ABSTRACT:

TECHNICAL FIELD
This invention relates to an electronic assembly, such as a multi-chip module. In particular, the present invention relates to testing an electronic assembly having an Application Specific Integration Circuit (ASIC).
BACKGROUND ART
Testing an electronic assembly is a necessary step to ensure the accuracy and reliability of the assembly. Currently, testing involves long complicated algorithms and expensive test systems that cannot be executed at system speed. Current test methods are intrusive and interfere with the operation of the electronic assembly.
A static interconnect test is used to obtain test data. However, the test must be executed in a slow clock input environment, which does not detect speed-related defects. In addition, the test results must be monitored serially at an output by external equipment.
A test exists that can be performed at speed in the system's clock environment, but not at true system speed. In “truly at-speed” testing, testing is performed in the system's true native clock environment and at system clock frequencies. One drawback to such a system is that the test is intrusive to the functional operation of the electronic assembly. Bypass structures in the electronic assembly's ASIC burn power and burden critical systems with timing penalties during the test.
SUMMARY OF THE INVENTION
It is an object of the present invention to detect speed-related defects in an electronic assembly at system and sub-system levels.
It is another object of the present invention to provide true at-speed testing of an electronic assembly.
The present invention is a system and method for detecting speed related defects in an electronic assembly at system and sub-system levels. The system of the present invention applies to ASICs designed with registered I/O's to provide true at-speed testing of the electronic assembly. The system also includes an interconnect test engine and a test access port controller.
The method of the present invention generates binary progressive scan patterns for the output registers of one ASIC that are scanned and captured at the input registers of another ASIC. The test results are stored in a multiple input shift register (MISR) where they can be accessed for examination and diagnostic evaluations.
The system and method of the present invention allows all of the ASICs of the electronic assembly to participate simultaneously. The method of the present invention includes a two vector three scan or capture operation that does not require complex logic or algorithms. Because the method and system of the present invention are non-intrusive, there are no timing penalties to the functional signals of the electronic assembly and there is no extra power consumption by the test during the functional operations of the electronic assembly.
One advantage of the present invention is that because the self-test is autonomous within each ASIC, no further external components are added to the circuitry to implement a test. The system can satisfy “at speed” interconnect tests in an electronic assembly with ASICs having unidirectional input and output pins. The direction of these pins can be hardwired in an ASICs. Or, in case when transceivers are available, the direction can be programmed by using the TAP controller. Multiple passes of the test sequence from this invention will allow both directions to be tested.
A more complete understanding of the present invention can be determined from the following detailed description when taken in view of the attached drawings and the claims appended hereto.


REFERENCES:
patent: 5369648 (1994-11-01), Nelson
patent: 5568492 (1996-10-01), Flint et al.
patent: 5570375 (1996-10-01), Tsai et al.
patent: 5701308 (1997-12-01), Attaway et al.
patent: 5862152 (1999-01-01), Handly et al.
patent: 6000051 (1999-12-01), Nadeau-Dostie et al.
patent: 6029263 (2000-02-01), Gibson
patent: 6145105 (2000-11-01), Nadeau-Dostie et al.

Affiliated with

Also associated with

Rating

System and method for at-speed interconnect tests does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and method for at-speed interconnect tests, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for at-speed interconnect tests will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2883240