Semiconductor structure and method for ESD protection

Details Semiconductor structure and method for ESD protection Semiconductor structure and method for ESD protection

2008-07-29

2008-07-29

Sefer, Ahmed (Department: 2826)

Active solid-state devices (e.g., transistors, solid-state diode

Field effect device

Having insulated electrode

C257S361000, C257S362000, C257SE27051, C257SE29013

Reexamination Certificate

active

07405445

ABSTRACT:
A semiconductor integrated circuit structure includes a plurality of diodes disposed in the substrate. These diodes are electrically coupled in series. At least one insertion region is disposed in the substrate between two of the diodes and a supply voltage node electrically coupled to the insertion region. Preferably, a guard ring surrounds the diodes.

REFERENCES:
patent: 3573550 (1971-04-01), Baker et al.
patent: 5530612 (1996-06-01), Maloney
patent: 5907464 (1999-05-01), Maloney et al.
patent: 5945713 (1999-08-01), Voldman
patent: 5959820 (1999-09-01), Ker et al.
patent: 5986863 (1999-11-01), Oh
patent: 6144542 (2000-11-01), Ker et al.
patent: 6259139 (2001-07-01), Pan
patent: 6274909 (2001-08-01), Chang et al.
patent: 6306695 (2001-10-01), Lee et al.
patent: 6448123 (2002-09-01), Lee et al.
patent: 6541824 (2003-04-01), Lee et al.
patent: 6576958 (2003-06-01), Ker et al.
patent: 6661060 (2003-12-01), Lee et al.
patent: 6661273 (2003-12-01), Lai et al.
patent: 6690066 (2004-02-01), Lin et al.
patent: 6858902 (2005-02-01), Salling et al.
patent: 7145204 (2006-12-01), Duvvury et al.
patent: 2001/0036050 (2001-11-01), Lee et al.
patent: 2002/0163768 (2002-11-01), Kwon et al.
patent: 2004/0155291 (2004-08-01), Okushima
patent: 2004/0212936 (2004-10-01), Salling et al.
patent: 2005/0045909 (2005-03-01), Zhang
patent: 2006/0044719 (2006-03-01), Chen et al.
patent: 2006/0238937 (2006-10-01), Esmark et al.
patent: 2003-31673 (2003-01-01), None
Dabral et al.,“Core Clamps for Low Voltage Technologies” EOS/ESD Symposium 1994.
Ker, M.-D., et al., “Design on the Low-Leakage Diode String for Using in the Power-Rail ESD Clamp Circuits in a 0.35-μm Silicide CMOS Process,” IEEE Transactions On Solid-State Circuits, vol. 35, No. 4, Apr. 2000, pp. 601-611.
Maloney, T.J., et al., “Novel Clamp Circuits For IC Power Supply Protection,” EOS/ESD Symposium 95, pp. 1-12.

Affiliated with

Also associated with

Rating

Semiconductor structure and method for ESD protection does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor structure and method for ESD protection, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor structure and method for ESD protection will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2806549