Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Patent
1994-07-29
2000-12-19
Iqbal, Nadeem
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
G01R 3128
Patent
active
061638668
ABSTRACT:
A method and apparatus for testing an integrated circuit in a system level environment such that the integrated circuit to be tested is wired into a system or module when the testing occurs is disclosed. In one embodiment of a method aspect of the invention, a die in a packaged integrated circuit to be tested is exposed. A module that incorporates the exposed die is placed on a test platform. The test platform and a sensor probe are relatively positioned such that the sensor probe can directly monitor the exposed die during testing. The positioning may be accomplished by moving the test platform, the sensor probe or both. The system is then driven in a manner which exercises the exposed die. The sensor probe then directly monitor the die while the exposed die is being exercised. The die can be exposed in a variety of manners as for example by removing a package cover or by etching portions of the plastic packaging material. An integrated circuit tester suitable for implementing this process is also disclosed as well as a test board suitable for use when the integrated circuits being tested are cavity down packaged integrated circuits.
REFERENCES:
patent: 4862075 (1989-08-01), Choi et al.
patent: 4980019 (1990-12-01), Baerg et al.
patent: 5162728 (1992-11-01), Hupenthal
patent: 5177437 (1993-01-01), Henley
patent: 5179279 (1993-01-01), Millard et al.
patent: 5475316 (1995-12-01), Hurley et al.
Iqbal Nadeem
Sun Microsystems Inc.
LandOfFree
System level IC testing arrangement and method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System level IC testing arrangement and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System level IC testing arrangement and method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-278211