Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-12-12
2010-02-09
Whitmore, Stacy A (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000
Reexamination Certificate
active
07661087
ABSTRACT:
Systems, methodologies and technologies for the analysis and transformation of integrated circuit layouts using situations are disclosed. A method for transforming an integrated circuit (IC) layout includes recognizing shapes within the IC layout, identifying features for each of the shapes and extracting situations for the respective features. Extracted situations can be used to improve optical proximity correction (OPC) of the IC layout. This improved OPC includes extracting the situations, simulating the situations to determine a set of the situations identified for modification based on failing to satisfy a desired OPC tolerance level, modifying the set of situations to improve satisfaction of the desired OPC tolerance level, and reintegrating the modified set of situations into the IC layout. Extracted situations can also be used to improve aerial image simulation of the IC layout. This improved aerial image simulation includes extracting the situations, simulating a subset of the situations to determine aerial images of the subset, and tiling the subset of situations to form a larger aerial image. Extracted situations can further be used to improve density analysis of the IC layout. This improved density analysis includes extracting the situations for a window of the IC layout, removing overlap from the window based on the extracted situations, calculating a density for each of the situations, and calculating a density for the window based on the density for each of the situations.
REFERENCES:
patent: 6044007 (2000-03-01), Capodieci
patent: 6057249 (2000-05-01), Chen
patent: 6171731 (2001-01-01), Medvedeva et al.
patent: 6393602 (2002-05-01), Atchison et al.
patent: 6397373 (2002-05-01), Tseng et al.
patent: 6425112 (2002-07-01), Bula et al.
patent: 6453457 (2002-09-01), Pierrat et al.
patent: 6492066 (2002-12-01), Capodieci et al.
patent: 6523162 (2003-02-01), Agrawal et al.
patent: 6611946 (2003-08-01), Richardson et al.
patent: 7003758 (2006-02-01), Ye et al.
patent: 7175940 (2007-02-01), Laidig et al.
patent: 7243316 (2007-07-01), White et al.
patent: 7318214 (2008-01-01), Prasad et al.
patent: 7386433 (2008-06-01), MacLean et al.
patent: 2002/0083401 (2002-06-01), Breiner et al.
patent: 2003/0061592 (2003-03-01), Agrawal et al.
patent: 2003/0103189 (2003-06-01), Neureuther
patent: 2003/0118917 (2003-06-01), Zhang et al.
patent: 2003/0192013 (2003-10-01), Cote et al.
patent: 2004/0123265 (2004-06-01), Andreev et al.
patent: 2005/0015740 (2005-01-01), Sawicki et al.
patent: 2005/0076322 (2005-04-01), Ye et al.
patent: 2005/0100802 (2005-05-01), Callan et al.
patent: 2005/0114822 (2005-05-01), Axelrad et al.
patent: 2005/0130047 (2005-06-01), Kroyan
patent: 2006/0075379 (2006-04-01), Kamat
patent: 2006/0206851 (2006-09-01), Van Wingerden et al.
patent: 2007/0077504 (2007-04-01), Park
Notice of Allowance mailed Apr. 9, 2009 for U.S. Appl. No. 11/207,266.
Notice of Allowance mailed Dec. 22, 2008 for U.S. Appl. No. 11/207,266.
Non-Final OA mailed Apr. 25, 2008 for U.S. Appl. No. 11/207,266.
Non-Final OA mailed Nov. 30, 2007 for U.S. Appl. No. 11/207,266.
Non-Final OA mailed Feb. 18, 2009 for U.S. Appl. No. 11/609,892.
Final OA mailed Apr. 13, 2009 for U.S. Appl. No. 11/609,904.
Non-Final OA mailed Jul. 23, 2009 for U.S. Appl. No. 11/609,904.
Non-Final OA mailed Sep. 15, 2008 for U.S. Appl. No. 11/609,904.
Notice of Allowance dated Apr. 21, 2008 for U.S. Appl. No. 11/207,267.
Non-Final OA dated Nov. 30, 2007 for U.S. Appl. No. 11/207,267.
Final OA mailed Jul. 17, 2009 for U.S. Appl. No. 11/609,895.
Non-Final OA mailed Mar. 16, 2009 for U.S. Appl. No. 11/609,895.
Non-Final OA mailed Sep. 18, 2008 for U.S. Appl. No. 11/609,895.
Gennari Frank E.
Lai Ya-Chieh
Lam Michael C.
McIntyre Gregory R.
Moskewicz Matthew W.
Cadence Design Systems Inc.
Dimyan Magid Y
Vista IP Law Group LLP
Whitmore Stacy A
LandOfFree
Yield analysis with situations does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Yield analysis with situations, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Yield analysis with situations will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4184795