Static information storage and retrieval – Read/write circuit – Having particular data buffer or latch
Patent
1986-07-08
1989-01-03
Popek, Joseph A.
Static information storage and retrieval
Read/write circuit
Having particular data buffer or latch
364716, 307465, G11C 700
Patent
active
047962291
ABSTRACT:
A writable logic array includes a first matrix (12,38) of gate elements. Program lines (16) connect the first array (12,38) with a second matrix (18,40) of gate elements. A plurality of switches (22), one for each program line (16), selectively couple or decouple the program lines (16) to the second matrix (18,40). Switches (22) are in turn controlled by a volatile memory (32), into which instructions may be written at the time the system into which the array is incorporated is booted up.
REFERENCES:
patent: 4488230 (1984-12-01), Harrison
Greer, Jr. W. T.
Laczko Frank L.
Comfort James T.
Craig George L.
Popek Joseph A.
Sharp Melvin
Texas Instruments Incorporated
LandOfFree
Writable logic array does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Writable logic array, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Writable logic array will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2173178