Adhesive bonding and miscellaneous chemical manufacture – Delaminating processes adapted for specified product – Delaminating in preparation for post processing recycling step
Patent
1994-02-16
1996-07-16
Powell, William
Adhesive bonding and miscellaneous chemical manufacture
Delaminating processes adapted for specified product
Delaminating in preparation for post processing recycling step
1566551, 1566561, 1566331, 216 13, 216 18, 216 33, 437180, 437209, H01L 2100, B44C 122
Patent
active
055363628
ABSTRACT:
Methods of constructing a wire interconnect structure on a substrate are described. The methods broadly comprise the steps of depositing a spacer layer on a surface of the substrate, depositing a mask layer on the spacer layer, and removing a first portion of the mask layer overlying a desired area on the substrate surface to expose the spacer layer underlying the first portion of the mask layer. The methods further comprise the step of etching the structure such that a first portion of the spacer layer overlaying the desired area is removed and such that a portion of the desired area is exposed, and the step of depositing a first conductive material on the exposed portion of the desired area such that a conductive post is formed on the substrate surface and mounted to the desired area. Some of the disclosed methods comprise additional steps for forming an interconnect structure on the opposite surface of the substrate and providing an electrical interconnect means between the two interconnect structures. Additionally, some of the disclosed methods comprise steps for forming fillets around the conductive post at the substrate surface.
REFERENCES:
patent: 3726002 (1973-04-01), Greenstein et al.
patent: 3871015 (1975-03-01), Lin et al.
patent: 3980917 (1976-09-01), Kakizaki et al.
patent: 4067104 (1978-01-01), Tracy
patent: 4418857 (1983-12-01), Ainslie et al.
patent: 4545610 (1985-10-01), Lakritz et al.
patent: 4547834 (1985-10-01), Dumont et al.
patent: 4606962 (1986-08-01), Reylek et al.
patent: 4646050 (1987-02-01), Kling et al.
patent: 4664309 (1987-05-01), Allen et al.
patent: 4705205 (1987-11-01), Allen et al.
patent: 4783722 (1988-11-01), Osaki et al.
patent: 4835344 (1989-05-01), Iyogi et al.
patent: 4930001 (1990-05-01), Williams
patent: 4949455 (1990-08-01), Nakamura et al.
patent: 4954878 (1990-09-01), Fox et al.
patent: 5014111 (1991-05-01), Tsuda et al.
patent: 5046954 (1991-09-01), Schmedding
patent: 5054192 (1991-10-01), Cray et al.
patent: 5074947 (1991-12-01), Estes et al.
patent: 5118385 (1992-06-01), Kumar et al.
patent: 5149671 (1992-09-01), Koh et al.
Heinen, et al.. "Multichip Assembly With Flipped Integrated Circuits," 1989 Proceedings of the 39th Electronic Components Conference, May 22-24, 1989, pp. 672-680.
"Direct Chip Bonding For Liquid Crystal Display," IBM Corp., Technical Disclosure Bulletin, Dec. 1990, vol. 33, No. 7, p. 213.
"Alternate Chip/Substrate Interconnection Technology," IBM Corp., Technical Disclosure Bulletin, Apr. 1992, vol. 34, No. 11, pp. 20, 21.
Beilin Solomon I.
Chou William Tai-Hua
Horine David A.
Love David G.
Moresco Larry L.
Brothers Coudert
Fujitsu Limited
Powell William
LandOfFree
Wire interconnect structures for connecting an integrated circui does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Wire interconnect structures for connecting an integrated circui, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Wire interconnect structures for connecting an integrated circui will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1782113