Vertical trench-formed dual-gate FET device structure and...

Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C438S284000, C438S270000

Reexamination Certificate

active

06406962

ABSTRACT:

BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates generally to field-effect transistors (FET). More particularly, the present invention relates to an apparatus and method for forming a vertical double-gated FET having a pad nitride layer with a plurality of etch stop layers periodically there-through which provide the ability to fabricate a plurality of vertical-channel FETs with a variety of gate lengths on the same die.
2. Description of Related Art
Over the years, it has been indispensably necessary to reduce semiconductor device size in order to increase performance and decrease power consumption. As a result of such smaller semiconductors, an increased number of smaller integrated circuit contacts are required for making connections to such semiconductors.
In keeping up with modern technology, integrated circuits, such as field effect transistors (FETs), may be formed with gate lengths scaled below 50 nm. However, as gate lengths are formed below 50 nm, FET scaling becomes limited by the formation and control of such gates. Furthermore, the smaller FETs may require a larger number of contacts on a single chip. The limitations of controlling gates scaled below 50 nm, as well as the requirement of a plurality of contacts on a single FET, produce a variety of problems such as alignment problems, problems associated with making connections with contacts, gate length control, and low FET resistance, for example. Overall, the above problems have the effect of decreasing semiconductor reliability and performance, as well as leading to increased production costs.
Attempts have been made to both improve the reliability and performance of smaller semiconductors and increase the surface space on the substrate to provide an increased number of connection contacts connected to the substrate. Techniques provided to overcome the above problems have included, for example, merely defining the gate lithographically with high step heights, controlling and forming the gate by forming wrap-around gates with vertical carrier transport, and selective epitaxial growth procedures to form an “air-bridge” silicon structure.
However, the known techniques of forming FETs having vertical gates and increased surface space are not sufficient in forming and controlling smaller gate electrodes, such as those scaled below 50 nm, as well as increased surface space as a result of such smaller gates. Forming and controlling smaller gates by known techniques leads to semiconductors having decreased performance and reliability. Therefore, as integrated circuits become smaller, and therewith the gate electrodes, further improvements are needed in forming and controlling smaller gate dimensions. Improvements are also needed in providing semiconductors having the ability to accommodate and connect with a plurality of contacts having varying channel dimensions, such as varying lengths. In general, semiconductor circuits rely on transistors with different current drives, such as integrated circuits requiring channels with different device widths and lengths. While varying device widths are achievable with vertical transistors, there is a need for methods to form transistors of varying device lengths.
Bearing in mind the problems and deficiencies of the prior art, it is therefore an object of the present invention to provide an improved structure and method of making a vertical double-gated FET adapted to accommodate a plurality of gate lengths on the same die.
Another object of the present invention is to provide an improved structure and method of forming gates scaled below 50 nm.
It is yet another object of the present invention to provide an improved structure and method of making a FET adapted to contact with a plurality of contacts having varying gate lengths.
Yet another object of the present invention is to provide an improved structure and method of making a plurality of vertical-channel FETs with a variety of gate lengths on the same die.
Yet another object of the present invention is to provide an improved structure and method of making a FET with increased performance and reliability.
Yet another object of this invention is to form transistors with varying gate lengths in the vertical dimension.
Still other objects and advantages of the invention will in part be obvious and will in part be apparent from the specification.
SUMMARY OF THE INVENTION
The above and other objects and advantages, which will be apparent to one of skill in the art, are achieved in the present invention which is directed to, in a first aspect, a method of forming a FET, and the FET made, by first providing a substrate, preferably a silicon on insulator, silicon on sapphire, or bulk silicon wafer, with a pad layer thereover. In the preferred embodiment, the pad layer has a plurality of etch stop layers periodically therethrough. The etch stop layers may be provided through the pad layers equidistantly during deposition of the pad layer, or alternatively, the etch stop layers may be deposited at varying depths during deposition of the pad layer.
In the preferred embodiment, a plurality of contacts having varying dimensions are provided for connection to the substrate. In connecting the plurality of contacts to the substrate, a plurality of openings are first formed within the substrate whereby first and second openings traverse through the pad and plurality of etch stop layers, while other openings traverse through the pad layer stopping at a selected one of the plurality of etch stop layers. A vertical channel is then formed in the first opening traversing through the pad and plurality of etch stop layers, wherein first and second gates are then formed within such vertical channel. Subsequently, the plurality of contacts are connected to the substrate whereby at least one of the contacts connects to the vertical channel, at least one of the contacts connects to the second opening traversing through the pad and plurality of etch stop layers, while still other contacts of the plurality of contacts connect to the first and second gates. In the preferred embodiment, the substrate may also be provided with source and drain regions wherein the source and drain regions are provided at the first and second openings traversing through the pad and plurality of etch stop layers. Thus, the present invention provides a first vertical gate FET adapted to be connected to a single die wherein the die has on a surface thereof at least a second vertical gate FET having a differing gate length than a gate length of the first FET, the second FET being made by the above process.
In another embodiment, the present invention is directed to a method of forming a FET, and the FET made, wherein a substrate having an active region is provided, such as a silicon on insulator, silicon on sapphire, or bulk silicon wafer. A pad layer is provided over the substrate whereby the pad layer further has a plurality of etch stop layers. Preferably, the pad layer comprises a first pad layer and a second pad layer. More preferably, the pad layer comprises first a pad oxide layer having over a surface thereof a pad nitride layer. The plurality of etch stop layers preferably comprise a plurality of oxide etch stop layers.
Subsequently, a vertical channel, preferably comprising a grown active layer, is provided in the substrate whereby the vertical channel traverses through the pad and plurality of etch stop layers. Preferably, the vertical channel is formed in the trench by growing an underlying portion of a conductive layer of the substrate. Next, first and second gates are provided within the vertical channel. A plurality of contacts having varying depths are provided. A plurality of openings are then formed within the substrate wherein the openings are adapted to connect with selected ones of the plurality of contacts having varying dimensions. Preferably, a first opening of the plurality of openings traverses through the substrate connecting to the vertical channel, while a second opening traverses through the substrate connecting to t

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Vertical trench-formed dual-gate FET device structure and... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Vertical trench-formed dual-gate FET device structure and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Vertical trench-formed dual-gate FET device structure and... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2964580

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.