Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
1999-04-07
2002-04-23
Tran, Minh Loan (Department: 2826)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S302000, C257S303000, C257S304000, C257S305000
Reexamination Certificate
active
06376873
ABSTRACT:
TECHNICAL FIELD
The present invention relates generally to a dynamic random access memory (DRAM) device and, more particularly, to a vertical DRAM device having robust gate-to-storage node isolation.
BACKGROUND OF THE INVENTION
In the semiconductor industry, there is an ever-increasing desire to increase memory density and performance. These goals are often achieved by scaling dynamic random access memory (DRAM) devices to smaller dimensions and operating voltages.
A DRAM cell may include a horizontal, planar, MOSFET (metal oxide semiconductor field effect transistor) transfer device coupled to a deep trench storage capacitor by a buried strap. As the size of such a DRAM cell is scaled to increase memory density, scaling of the channel length of the transfer device may be limited to prevent degradation of sub-threshold leakage requirements (or retention time requirements).
Vertical memory devices, which use a trench to form both a signal storage node and a signal transfer device, have been proposed to increase memory density. Vertical memory devices may have degrading performance due to storage node leakage.
To overcome the shortcomings of conventional DRAM devices, a new DRAM device is provided. An object of the present invention is to provide a DRAM device that has improved charge retention characteristics. A related object is to provide a process of manufacturing such a DRAM device. Another object is to provide a process of manufacturing such a DRAM device which is compatible with manufacturing support circuitry.
SUMMARY OF THE INVENTION
To achieve these and other objects, and in view of its purposes, the present invention provides a dynamic random access memory device formed in a substrate having a trench. The trench has a side wall, a top, a lower portion, and a circumference. The device includes a signal storage node including a storage node conductor formed in the lower portion of the trench and isolated from the side wall by a node dielectric and a collar oxide above the node dielectric. A buried strap is coupled to the storage node conductor and contacts a portion of the side wall of the trench above the collar oxide. A trench-top dielectric which is formed upon the buried strap has a trench-top dielectric thickness. A signal transfer device includes a first diffusion region extending into the substrate adjacent the portion of the trench side wall contacted by the buried strap, a gate insulator having a gate insulator thickness formed on the trench side wall above the first buried strap, and a gate conductor formed within the trench upon the trench-top dielectric and adjacent the gate insulator. The gate insulator thickness is less than the trench-top dielectric thickness.
It is to be understood that both the foregoing general description and the following detailed description are exemplary, but are not restrictive, of the invention.
REFERENCES:
patent: 4816884 (1989-03-01), Hwang et al.
patent: 4910709 (1990-03-01), Dhong et al.
patent: 4914628 (1990-04-01), Nishimura
patent: 4939104 (1990-07-01), Pollack et al.
patent: 4942554 (1990-07-01), Kircher et al.
patent: 5064777 (1991-11-01), Dhong et al.
patent: 5066607 (1991-11-01), Banerjee
patent: 5164917 (1992-11-01), Shichijo
patent: 5282925 (1994-02-01), Jeng et al.
patent: 5307310 (1994-04-01), Narita
patent: 5519236 (1996-05-01), Ozaki
patent: 5529944 (1996-06-01), Rajcevakumar
patent: 5574299 (1996-11-01), Kim
patent: 5731609 (1998-03-01), Hamamoto et al.
Furukawa Toshiharu
Hakey Mark C.
Holmes Steven J.
Horak David V.
Kanarsky Thomas S.
Sabo, Esquire William D.
Tran Minh Loan
LandOfFree
Vertical DRAM cell with robust gate-to-storage node isolation does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Vertical DRAM cell with robust gate-to-storage node isolation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Vertical DRAM cell with robust gate-to-storage node isolation will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2849175