Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2006-10-31
2006-10-31
Whitehead, Jr., Carl (Department: 2813)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S244000, C438S396000, C438S931000
Reexamination Certificate
active
07129129
ABSTRACT:
A method of forming a trench in a semiconductor substrate includes a step of converting the cross section of the upper portion of the trench from octagonal to rectangular, so that sensitivity to alignment errors between the trench lithography and the active area lithography is reduced. Applications include a vertical transistor that becomes insensitive to misalignment between the trench and the litho for the active area, in particular a DRAM cell with a vertical transistor.
REFERENCES:
patent: 4673962 (1987-06-01), Chatterjee et al.
patent: 5888864 (1999-03-01), Koh et al.
patent: 6432774 (2002-08-01), Heo et al.
patent: 6583462 (2003-06-01), Furukawa et al.
patent: 6740555 (2004-05-01), Tews et al.
patent: 6781196 (2004-08-01), So et al.
Adam Thomas N.
Ahlgren David C.
Cheng Kangguo
Divakaruni Ramachandra
Capella Steve
Huynh Yennhu B.
Jr. Carl Whitehead
Petraske Eric
LandOfFree
Vertical device with optimal trench shape does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Vertical device with optimal trench shape, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Vertical device with optimal trench shape will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3615566