Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Testing or evaluating
Reexamination Certificate
2011-03-01
2011-03-01
Lin, Sun J (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Integrated circuit design processing
Testing or evaluating
C716S106000
Reexamination Certificate
active
07900183
ABSTRACT:
A method, computer program product, and data processing system for combining results regarding test sequences' coverage of events in testing a plurality of related semiconductor designs are disclosed. Test patterns are randomly generated by one or more “frontend” computers. Results from applying these patterns to the designs under test are transmitted to a “backend” computer in the form of an ordered dictionary of events and bitmap and/or countmap data structures. The backend computer combines results from each test sequence in a cumulative fashion to measure the overall coverage of the set of test sequences over the plurality of designs.
REFERENCES:
patent: 5729554 (1998-03-01), Weir et al.
patent: 5771243 (1998-06-01), Lee et al.
patent: 5844909 (1998-12-01), Wakui
patent: 6249755 (2001-06-01), Yemini et al.
patent: 6499129 (2002-12-01), Srinivasan et al.
patent: 6766473 (2004-07-01), Nozuyama
patent: 6859770 (2005-02-01), Ramsey
patent: 7308658 (2007-12-01), Wood et al.
patent: 7409654 (2008-08-01), Wood et al.
Dolezal David
Freescale Semiconductor Inc.
Lin Sun J
VanLeeuwen & VanLeeuwen
LandOfFree
Vendor independent method to merge coverage results for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Vendor independent method to merge coverage results for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Vendor independent method to merge coverage results for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2630485