Electrical computers and digital processing systems: support – Synchronization of clock or timing signals – data – or pulses
Reexamination Certificate
2008-04-08
2008-04-08
Lee, Thomas (Department: 2115)
Electrical computers and digital processing systems: support
Synchronization of clock or timing signals, data, or pulses
C718S100000
Reexamination Certificate
active
07356722
ABSTRACT:
In a system having independently-clocked job-performing circuits (e.g., payload processors) and independently-clocked job-ordering circuits (e.g., request and payload suppliers), coordinating mechanisms are provided for coordinating exchanges between the independently-clocked circuits. The coordinating mechanisms include those that use transmitted time-stamps for scheduling contention-free performances within the job-performing circuits of requested jobs. The coordinating mechanisms additionally or alternatively include static and dynamic rate constraining means that are configured to prevent a faster-clocked one of the independently-clocked circuits from overwhelming a more slowly-clocked other of the independently-clocked circuits. In one implementation, independently-clocked telecommunication-shelves house a distributed set of line cards and switch cards. An asynchronous interconnect is provided between the independently-clocked shelves for carrying job requests and payload data between the distributed line cards and the distributed switch cards. The multi-shelf system is scalable and robust because additional or replacement line and switch cards may be inserted into one or another of the independently-clocked shelves as desired and because a unified clock-tree is not needed for synchronizing activities within the interconnected, but independently clocked shelves.
REFERENCES:
patent: 4486739 (1984-12-01), Franaszek et al.
patent: 4495562 (1985-01-01), Yamaji et al.
patent: 4497023 (1985-01-01), Moorer
patent: 5325527 (1994-06-01), Cwikowski et al.
patent: 5889944 (1999-03-01), Butt et al.
patent: 6055564 (2000-04-01), Phaal
patent: 6198413 (2001-03-01), Widmer
patent: 6247061 (2001-06-01), Douceur et al.
patent: 6502121 (2002-12-01), Threlkeld
patent: 6636891 (2003-10-01), LeClair
patent: 2002/0198923 (2002-12-01), Hayes
CSIX-L1: Common Switch Interface Specification-L1, Published Aug. 5, 2000 as Specification Version: 1.0 at Internet URL: http://-www-.csix.org/-csix11.pdf, (68 pages).
Fibre Channel Physical and Signaling Interface (FC□PH) Rev 4.3, ANSI X3.230:1994 (available from Global Engineering, 15 Inverness Way East, Englewood, CO 80112-5704 (1 page). (See also http://www.ietf.org/internet-drafts/draft-monia-ips-ifcparch-00.txt).
Bergen Chris D.
Chui Gene K.
Chui King-Shing (Frank)
Divivier Robert J.
Lau Onchuen (Daryn)
Abbaszadeh Jaweed A
Intergrated Device Technology, Inc.
Lee Thomas
Macpherson Kwok, et al.
LandOfFree
Variably delayable transmission of packets between... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Variably delayable transmission of packets between..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Variably delayable transmission of packets between... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2798945