Semiconductor device manufacturing: process – Coating of substrate containing semiconductor region or of... – Insulative material deposited upon semiconductive substrate
Reexamination Certificate
2002-04-16
2004-11-09
Zarneke, David A. (Department: 2829)
Semiconductor device manufacturing: process
Coating of substrate containing semiconductor region or of...
Insulative material deposited upon semiconductive substrate
C438S788000, C438S789000, C438S790000
Reexamination Certificate
active
06815373
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
Embodiments of the present invention relate to the fabrication of integrated circuits. More particularly, embodiments of the present invention relate to a process for depositing dielectric layers on a substrate.
2. Description of the Related Art
Integrated circuit geometries have dramatically decreased in size since such devices were first introduced several decades ago. Since then, integrated circuits have generally followed the two year/half-size rule (often called Moore's Law), which means that the number of devices on a chip doubles every two years. Today's fabrication facilities are routinely producing devices having 0.13 &mgr;m and even 0.1 &mgr;m feature sizes, and tomorrow's facilities soon will be producing devices having even smaller feature sizes.
The continued reduction in device geometries has generated a demand for films having lower dielectric constant values because the capacitive coupling between adjacent metal lines must be reduced to further reduce the size of devices on integrated circuits. In particular, insulators having low dielectric constants (k), such as less than about 4.0, are desirable. Examples of insulators having low dielectric constants include spin-on glass, such as un-doped silicon glass (USG) or fluorine-doped silicon glass (FSG), carbon-doped silicon oxide (e.g., Black Diamond™ film, available from Applied Materials, Inc. of Santa Clara, Calif.), and polytetrafluoroethylene (PTFE), which are all commercially available.
More recently, organosilicon films having k values less than about 3.5 have been developed. In an attempt to further lower k values, Rose et al. (U.S. Pat. No. 6,068,884) disclosed a method for depositing an insulator by partially fragmenting a cyclic organosilicon compound to form both cyclic and linear structures in the deposited film. However, this method of partially fragmenting cyclic precursors is difficult to control and thus, product consistency is difficult to achieve.
Many of the currently used organosilicon films having low k values are not hard enough to withstand chemical mechanical polishing used in the fabrication of integrated circuits. Although the organosilicon films can be capped with conventional silicon oxides to improve hardness, such cap layers will increase the effective dielectric constant.
There is a need, therefore, for a controllable process for making harder low dielectric constant materials to improve the speed, efficiency, and durability of devices on integrated circuits.
SUMMARY OF THE INVENTION
Embodiments of the invention include a method for depositing a low dielectric constant film having a dielectric constant of about 3.5 or less, preferably about 3 or less, by blending one or more cyclic organosilicon compounds, one or more aliphatic organosilicon compounds, and one or more low molecular weight aliphatic hydrocarbon compounds. In one aspect, a gas mixture comprising one or more cyclic organosilicon compounds, one or more aliphatic organosilicon compounds, and one or more aliphatic hydrocarbon compounds are reacted at conditions sufficient to deposit a low dielectric constant film on a substrate surface. In one embodiment, a method for depositing a low dielectric constant film having a dielectric constant of about 3.5 or less includes reacting a gas mixture including octamethylcyclotetrasiloxane, trimethylsilane, and ethylene at conditions sufficient to deposit the low dielectric constant film on a substrate surface. The gas mixture may further include oxygen and helium.
In another aspect, embodiments of the invention provide a method of depositing a dielectric film having a dielectric constant of about 3 or less and a hardness of between about 1.0 gigaPascal and about 2.9 gigaPascal.
REFERENCES:
patent: 5593741 (1997-01-01), Ikeda
patent: 5598027 (1997-01-01), Matsuura
patent: 5599740 (1997-02-01), Jang et al.
patent: 5616369 (1997-04-01), Williams et al.
patent: 5618619 (1997-04-01), Petrmichl et al.
patent: 5637351 (1997-06-01), O'Neal et al.
patent: 5638251 (1997-06-01), Goel et al.
patent: 5679413 (1997-10-01), Petrmichl et al.
patent: 5683940 (1997-11-01), Yahiro
patent: 5693563 (1997-12-01), Teong
patent: 5700720 (1997-12-01), Hashimoto
patent: 5703404 (1997-12-01), Matsuura
patent: 5739579 (1998-04-01), Chiang et al.
patent: 5753564 (1998-05-01), Fukada
patent: 5789319 (1998-08-01), Havemann et al.
patent: 5800877 (1998-09-01), Maeda et al.
patent: 5807785 (1998-09-01), Ravi
patent: 5821168 (1998-10-01), Jain
patent: 5834162 (1998-11-01), Malba
patent: 5858880 (1999-01-01), Dobson et al.
patent: 5874367 (1999-02-01), Dobson
patent: 5888593 (1999-03-01), Petrmichl et al.
patent: 5891799 (1999-04-01), Tsui
patent: 5989998 (1999-11-01), Sugahara et al.
patent: 6037274 (2000-03-01), Kudo et al.
patent: 6051321 (2000-04-01), Lee et al.
patent: 6054206 (2000-04-01), Mountsier
patent: 6054379 (2000-04-01), Yau et al.
patent: 6068884 (2000-05-01), Rose et al.
patent: 6072227 (2000-06-01), Yau et al.
patent: 6080526 (2000-06-01), Yang et al.
patent: 6124641 (2000-09-01), Matsuura
patent: 6140226 (2000-10-01), Grill et al.
patent: 6147009 (2000-11-01), Grill et al.
patent: 6159871 (2000-12-01), Loboda et al.
patent: 6287990 (2001-09-01), Cheung et al.
patent: 6303523 (2001-10-01), Cheung et al.
patent: 6312793 (2001-11-01), Grill et al.
patent: 6316063 (2001-11-01), Andideh et al.
patent: 6413583 (2002-07-01), Moghadam et al.
patent: 6479110 (2002-11-01), Grill et al.
patent: 6583048 (2003-06-01), Vincent et al.
patent: 6642157 (2003-11-01), Shioya et al.
patent: 2001/0004479 (2001-06-01), Cheung et al.
patent: 2001/0005546 (2001-06-01), Cheung et al.
patent: 2001/0021590 (2001-09-01), Matsuki
patent: 2001/0031563 (2001-10-01), Shioya et al.
patent: 2001/0055672 (2001-12-01), Todd
patent: 2002/0068458 (2002-06-01), Chiang et al.
patent: 2002/0098714 (2002-07-01), Grill et al
patent: 2003/0064154 (2003-04-01), Laxman et al.
patent: 2003/0113995 (2003-06-01), Xia et al.
patent: 2003/0116421 (2003-06-01), Xu et al.
patent: 2003/0194495 (2003-10-01), Li et al.
patent: 2003/0194496 (2003-10-01), Xu et al.
patent: 2003/0198742 (2003-10-01), Vrtis et al.
patent: 2004/0038514 (2004-02-01), Hyodo et al.
patent: 2004/0039219 (2004-02-01), Chen et al.
patent: 196 54 737 (1997-07-01), None
patent: 198 04 375 (1999-07-01), None
patent: 199 04 311 (1999-08-01), None
patent: 0 771 886 (1997-05-01), None
patent: 0 774 533 (1997-05-01), None
patent: 0 840 365 (1998-05-01), None
patent: 0 849 789 (1998-06-01), None
patent: 0 885 983 (1998-12-01), None
patent: 0 926 715 (1999-06-01), None
patent: 0 926 724 (1999-06-01), None
patent: 0 935 283 (1999-08-01), None
patent: 1 037 275 (2000-09-01), None
patent: 1 123 991 (2001-08-01), None
patent: 2 316 535 (1998-02-01), None
patent: 9-8031 (1997-01-01), None
patent: 9-64029 (1997-03-01), None
patent: 9-237785 (1997-09-01), None
patent: 9-251997 (1997-09-01), None
patent: 9-260369 (1997-10-01), None
patent: 10-242143 (1998-09-01), None
patent: 11-251293 (1999-09-01), None
patent: 98/08249 (1998-02-01), None
patent: 98/59089 (1998-12-01), None
patent: 99/38202 (1999-07-01), None
patent: 99/414263 (1999-08-01), None
patent: 99/55526 (1999-11-01), None
patent: 00/01012 (2000-01-01), None
patent: 01/01472 (2001-01-01), None
patent: 02/4311.9 (2002-05-01), None
“Low Dielectric Constant Insulator Formed by Downstream Plasma CVD at Room Temperature Using TMS/O2”, A. Nara and H.Itoh, Japanese Journal of Applied Physics, vol. 36, No. 3B (Mar. 1997).
“Low Dielectric Constant Films Prepared by Plasma-Enhanced Chemical Vapor Deposition From Tetramethylsilane” A. Grill and V. Patel, Journal of Applied Physics, vol. 85, No. 6 (Mar. 1999).
V. Hazari et al., “Characterization Of Alternative Chemistries For Depositing PECVD Silicon Dioxide Films,” DUMIC Conference,—333D/98/0319, pp. 319-326, Feb. 1998.
K. J. Taylor et al., “Parylene Copolymers”, Spring MRS, Symposium N, pp. 1-9, 1997.
“Novel Low k Dilectrics Based on Diamondlike Carbon Mterials”, A. Grill, et al., J. Electrochem Soc. vol. 145 No. 5, May 199
Huang Tzu-Fang
Li Lihua
Nemani Srinivas D.
Singh Vinita
Xia Li-Qun
Applied Materials Inc.
Moser Patterson & Sheridan
Sarkar Asok Kumar
Zarneke David A.
LandOfFree
Use of cyclic siloxanes for hardness improvement of low k... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Use of cyclic siloxanes for hardness improvement of low k..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Use of cyclic siloxanes for hardness improvement of low k... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3329565