Semiconductor device manufacturing: process – Coating of substrate containing semiconductor region or of... – Insulative material deposited upon semiconductive substrate
Reexamination Certificate
1999-12-22
2004-04-06
Pert, Evan (Department: 2829)
Semiconductor device manufacturing: process
Coating of substrate containing semiconductor region or of...
Insulative material deposited upon semiconductive substrate
C438S399000, C438S639000, C438S699000, C438S672000, C438S913000, C438S976000
Reexamination Certificate
active
06716769
ABSTRACT:
FIELD OF THE INVENTION
The invention relates to the field of semiconductor manufacture, and more specifically to a method for forming and etching layers during the formation of a semiconductor device.
BACKGROUND OF THE INVENTION
A typical structure formed during the manufacture of a semiconductor memory device is a container cell which requires several steps for its manufacture. A sample process for forming the container cell includes implanting a diffusion area in a semiconductor wafer substrate, and forming an insulator, such as borophosphosilicate glass (BPSG) or tetraethylorthosilicate (TEOS), over the wafer. The insulator is etched to open a contact, usually round or oval in shape, to expose the diffusion region. A compliant conductive layer such as doped polycrystalline silicon is formed over the wafer surface and within the contact which contacts the diffusion region. The conductive layer is masked to protect the portion within the contact and the remainder is etched. Various steps as known in the art are subsequently performed to produce a container cell.
The process described above requires the wafer to be transported between several chambers. The diffusion region is formed in an implanter, and the insulator, usually a blanket layer, is formed either in a furnace (to form TEOS) or in a chemical vapor deposition tool such as a Watkins-Johnson to form BPSG. Plasma-enhanced chemical vapor deposition (PECVD) and various other means can be used to form the insulator. The wafer is then moved to a stepper for patterning of the insulator, then to a dry etch chamber where the insulator is etched to form the contact. The wafer is moved again to a furnace, a low-pressure chemical vapor deposition (LPCVD) chamber, or a PECVD chamber to form a blanket conductive layer over the wafer surface and within the contact. Next, the conductive layer on the surface of the wafer is removed, for example using chemical mechanical planarization (CMP) equipment. The conductive layer can also be removed by forming a resist coat over the wafer, which forms a thicker layer within the contact than on the wafer surface, and dry etching the surface to remove the resist and poly from the surface while leaving a portion of the poly within the contact. Finally, the wafer is moved to an acid bath or a plasma etcher where the resist is stripped from the contact.
Transporting the wafer is not desirable as it increases processing time, costs, and possible damage and contamination to the wafer. A process which requires less wafer transportation is therefore desirable.
SUMMARY OF THE INVENTION
A first embodiment of the invention is a method used during the formation of a semiconductor device comprising placing a semiconductor wafer having a surface and a recess formed in the wafer into a chamber of a plasma source. Within the chamber, a layer of etch resistant material is formed within the recess and over the surface of the wafer. Finally, also in the chamber, the etch resistant layer which forms over the surface of the wafer is removed and at least a portion of the etch resistant layer is left in the recess.
A second embodiment of the invention comprises a method used during the formation of a semiconductor device comprising placing a semiconductor wafer having a surface and a recess formed in the wafer into a chamber of a plasma source. Within the chamber, a layer of etch resistant material is formed within the recess, the etch resistant material not forming over the surface.
REFERENCES:
patent: 4759958 (1988-07-01), Numata et al.
patent: 4797373 (1989-01-01), Malhi et al.
patent: 4830691 (1989-05-01), Kida et al.
patent: 4918033 (1990-04-01), Bartha et al.
patent: 5066607 (1991-11-01), Banerjee
patent: 5079178 (1992-01-01), Chouan et al.
patent: 5084413 (1992-01-01), Fujita et al.
patent: 5093279 (1992-03-01), Andreshak et al.
patent: 5096849 (1992-03-01), Beilstein, Jr. et al.
patent: 5110712 (1992-05-01), Kessler et al.
patent: 5150276 (1992-09-01), Gonzalez et al.
patent: 5162248 (1992-11-01), Dennison et al.
patent: 5164332 (1992-11-01), Kumar
patent: 5182230 (1993-01-01), Donelon et al.
patent: 5185282 (1993-02-01), Lee et al.
patent: 5232509 (1993-08-01), Min et al.
patent: 5252988 (1993-10-01), Katayama et al.
patent: 5284787 (1994-02-01), Ahn
patent: 5286675 (1994-02-01), Chen et al.
patent: 5292677 (1994-03-01), Dennison
patent: 5312773 (1994-05-01), Nagashima
patent: 5316616 (1994-05-01), Nakamura et al.
patent: 5326431 (1994-07-01), Kadomura
patent: 5354715 (1994-10-01), Wang et al.
patent: 5364809 (1994-11-01), Kwon et al.
patent: 5364817 (1994-11-01), Lur et al.
patent: 5382316 (1995-01-01), Hills et al.
patent: 5419822 (1995-05-01), Dakesian et al.
patent: 5422294 (1995-06-01), Noble, Jr.
patent: 5422310 (1995-06-01), Ito
patent: 5441594 (1995-08-01), Zenke
patent: 5443941 (1995-08-01), Bariya et al.
patent: 5472564 (1995-12-01), Nakamura et al.
patent: 5472904 (1995-12-01), Figura et al.
patent: 5476817 (1995-12-01), Numata
patent: 5486493 (1996-01-01), Jeng
patent: 5496773 (1996-03-01), Rhodes et al.
patent: 5562801 (1996-10-01), Nulty
patent: 5565384 (1996-10-01), Havemann
patent: 5783101 (1998-07-01), Ma et al.
patent: 5788870 (1998-08-01), Nguyen et al.
patent: 5804259 (1998-09-01), Robles
patent: 5821621 (1998-10-01), Jeng
patent: 5837596 (1998-11-01), Figura et al.
patent: 5904799 (1999-05-01), Donohoe
patent: 5950092 (1999-09-01), Figura et al.
patent: 6089183 (2000-07-01), Imai et al.
patent: 6117764 (2000-09-01), Figura et al.
patent: 0721205 (1996-07-01), None
patent: 59-103338 (1984-06-01), None
patent: 62-030330 (1987-02-01), None
patent: 62-032618 (1987-02-01), None
patent: 01-149418 (1989-06-01), None
patent: 06-275568 (1994-09-01), None
“A comparison of HDP oxide and Spin-On polymer for Intermetal dielectric applications in sub-half micron devices”, Zheng et al., DUMIC conferencepp. 283-293 (pp. 288, 290, and 292 are blank), Feb. 10, 1997.*
“Diagnostic Investigation of Oxide etching in a commercial high-density plasma etcher”, John Arnold, The American Physical Society, Oct. 21, 1996.*
Guidelines for Examination of Patent Applications under 35 U.S.C. 112, 66 Fed. Reg. 1099 (2001), pp. 1106-1107.*
Application Ser. No. 09/470,651, entitled Use of a Plasma Source to Form a Layer During the Formation of a Semiconductor Device, filed Dec. 22, 1999; Thomas A. Figura, Kevin Donohoe, and Thomas Dunbar, inventors; Preliminary Amendment filed Dec. 22, 1999; Amendment After the Continued Prosecution Application and Response to the Office Action dated Apr. 13, 2000 filed Jul. 13, 2000; Response to the Office Action dated Sep. 26, 2000 filed Oct. 5, 2000; Amendment and Response to the Office Action Dated Nov. 21, 2000 filed May 21, 2001.
Application Ser. No. 09/471,460, entitled Use of a Plasma Source to Form a Layer During the Formation of a Semiconductor Device, filed Dec. 22, 1999; Thomas A. Figura, Kevin G. Donohoe and Thomas Dunbar, inventors; Preliminary Amendment filed Dec. 22, 1999; Amendment After the Continued Prosecution Application and Response to the Office Action dated Jun. 6, 2000; Amendment and Response to the Office Action dated Nov. 21, 2000, filed May 21, 2001.
Tetsuo Ono, Ryoji Hamasaki and Tatsumi Mizutani, “Mechanism for CF Polymer Film Deposition through Deep SiO2Holes in Electron Cyclotron Resonance Plasma,” Jpn. J. Appl. Phys. vol. 35, pp. 2468-2471, Part 1, No. 4B, Apr. 1996.
Ephrath, L. M., “Teflon Polymer Mask For RIE of Contact Roles” , IBM Technical Disclosure Bulletin, vol. 25, No. 9, pp. 4587-4588, Feb. 1983.
Donohoe Kevin G.
Dunbar Thomas
Figura Thomas A.
Brantley Charles
Kilday Lisa
Micro)n Technology, Inc.
Pert Evan
LandOfFree
Use of a plasma source to form a layer during the formation... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Use of a plasma source to form a layer during the formation..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Use of a plasma source to form a layer during the formation... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3202325