Semiconductor device manufacturing: process – Coating of substrate containing semiconductor region or of... – By reaction with substrate
Reexamination Certificate
2000-06-20
2003-04-22
Whitehead, Jr., Carl (Department: 2813)
Semiconductor device manufacturing: process
Coating of substrate containing semiconductor region or of...
By reaction with substrate
C438S591000
Reexamination Certificate
active
06551946
ABSTRACT:
FIELD OF THE INVENTION
This present application relates to integrated circuit fabrication and particularly to a technique for fabricating a high quality, planar and substantially stress-free oxide.
BACKGROUND OF THE INVENTION
As integrated circuit (IC) complexity increases, the size of devices within the IC must decrease. To decrease the size of a device, the various elements of a device must be reduced proportionately. This is known as device scaling. In one type of device, a metal-oxide-semiconductor (MOS) structure, device scaling requires that the oxide layer be made thinner. Unfortunately, as conventional oxides are made thinner (scaled), their quality tends to degrade. The degradation in oxide quality tends to adversely impact the reliability of a device using the oxide.
In addition to oxide quality, the reliability of the dielectric material in a MOS structure may be affected by oxide stress and the planarity of the oxide-substrate interface. Oxide stress can result from lattice mismatch and growth induced stress. Lattice mismatch is difficult to overcome and growth stress has been addressed in a variety of ways with mixed results. Stress in the oxide may lead to dislocations and defects especially in the interfacial region. This may result in mass transport paths and leakage current.
The reliability of a device is characterized by a few conventional criteria. For example, in a MOS transistor reliability may be characterized in terms of the change in conventional device parameters over time (known as device parameter drift). Additionally, time-dependent dielectric breakdown (TDDB) may be used to characterize reliability of the transistor.
Under operating bias (applied voltage) and temperature conditions, device parameters such as threshold voltage (V
t
), saturation current (I
DSAT
) and transconductance (g
m
) tend to drift to unacceptable values. In fact, the drift in device parameters during normal operation is thought to be more problematic than other known reliability problems, such as dielectric breakdown of the oxide. Accordingly, in some cases, device parameter drift can cause a device to fail well before dielectric breakdown occurs.
In order to address the reliability issues discussed above, a variety of approaches have been tried. For example, it is known that the best oxides for many IC devices are grown rather than deposited oxides. Furthermore, the higher growth temperatures may yield a better quality oxide. Unfortunately, there are problems associated with fabricating oxides at high temperatures by conventional techniques. For example, in achieving the high temperatures required in the high temperature oxide growth sequence, the overall thickness of the oxide grown tends to increase. As a result the oxide may be too thick for a reduced dimension device. Thus, in the effort to fabricate a better equality oxide, device scaling objectives may be defeated. Moreover, when cooling down from the high growth temperatures, the viscosity of the grown oxide increases and growth induced stress may result. Given these issues, it is customary in the semiconductor industry to grow oxides at low temperatures. The drawback to this practice is that by growing oxide at lower temperatures, the oxide quality may be compromised. This reduction in quality adversely impacts reliability of the oxide for reasons discussed above.
What is needed, therefore, is a process for fabricating ultra-thin oxides which overcomes the problems described above.
SUMMARY OF THE INVENTION
The present invention relates to a process for fabricating an oxide. A first oxide portion is formed over a substrate at a first temperature below a threshold temperature. A second oxide portion is formed under the first oxide portion at a temperature above the threshold temperature. In an illustrative embodiment, the substrate is oxidizable silicon and the threshold temperature is the viscoelastic temperature of silicon dioxide. The resulting oxide has a low defect density (D
0
), a low interface trap density (N
it
) and the oxide/substrate interface is planar and substantially stress-free.
REFERENCES:
patent: 4277320 (1981-07-01), Beguwala et al.
patent: 4518630 (1985-05-01), Grasser
patent: 4826779 (1989-05-01), Wright et al.
patent: 4851370 (1989-07-01), Doklan et al.
patent: 5016081 (1991-05-01), Brown et al.
patent: 5077691 (1991-12-01), Haddad et al.
patent: 5089441 (1992-02-01), Moslehi
patent: 5153701 (1992-10-01), Roy
patent: 5334556 (1994-08-01), Guldi
patent: 5371394 (1994-12-01), Ma et al.
patent: 5464783 (1995-11-01), Kim et al.
patent: 5514608 (1996-05-01), Williams et al.
patent: 5567638 (1996-10-01), Lin et al.
patent: 5598369 (1997-01-01), Chen et al.
patent: 5619052 (1997-04-01), Chang et al.
patent: 5622607 (1997-04-01), Yamazaki et al.
patent: 5629221 (1997-05-01), Chao et al.
patent: 5707888 (1998-01-01), Aronowitz et al.
patent: 5739580 (1998-04-01), Aronowitz et al.
patent: 5757204 (1998-05-01), Nayak et al.
patent: 5814562 (1998-09-01), Green et al.
patent: 5817581 (1998-10-01), Bayer et al.
patent: 5821158 (1998-10-01), Shishiguchi
patent: 5851892 (1998-12-01), Lojek et al.
patent: 5863831 (1999-01-01), Ling et al.
patent: 5867425 (1999-02-01), Wong
patent: 5869405 (1999-02-01), Gonzalez et al.
patent: 5877057 (1999-03-01), Gardner et al.
patent: 5885870 (1999-03-01), Maiti et al.
patent: 5891809 (1999-04-01), Chau et al.
patent: 5913149 (1999-06-01), Thakur et al.
patent: 5918137 (1999-06-01), Ng et al.
patent: 5926741 (1999-07-01), Matsuoka et al.
patent: 5968279 (1999-10-01), MacLeish et al.
patent: 5972804 (1999-10-01), Tobin et al.
patent: 6008128 (1999-12-01), Habuka et al.
patent: 6020247 (2000-02-01), Wilk et al.
patent: 6025280 (2000-02-01), Brady et al.
patent: 6027975 (2000-02-01), Hergenrother et al.
patent: 6029680 (2000-02-01), Hawthorne et al.
patent: 6069062 (2000-05-01), Downey
patent: 6083815 (2000-07-01), Tsai et al.
patent: 6083836 (2000-07-01), Rodder
patent: 6180454 (2001-01-01), Chang et al.
patent: 6197641 (2001-03-01), Hergenrother et al.
patent: 6207591 (2001-03-01), Aoki et al.
patent: 6210999 (2001-04-01), Gardner et al.
patent: 6222233 (2001-04-01), D'Anna
patent: 6281140 (2001-08-01), Chen et al.
patent: 6281559 (2001-08-01), Yu et al.
patent: 6316300 (2001-11-01), Ozeki et al.
patent: 0 301 460 (1989-02-01), None
patent: 0 323 071 (1989-07-01), None
patent: GB 2 347 265 (2000-01-01), None
patent: 2 056 174 (1981-03-01), None
patent: 62 079 628 (1987-04-01), None
patent: 1-204435 (1989-08-01), None
patent: WO 96/33510 (1995-04-01), None
Ghandi VLSI Fabrication Principles, 2nd ed. John Wiley & Sons: New York, 1994, p. 453.*
Wolf, et al. Silicon Processing for the VLSI Era, vol. 1-Process Technology, Lattice Press: Sunset Beach CA, 1986, p. 5.*
U.S. patent application Ser. No. 09/597,077, Chen et al., filed Jun. 20, 2000.
U.S. patent application Ser. No. 09/481,992, Chen et al., filed Jan. 11, 2000.
European Standard Search Report -Dated: Feb. 9, 2001.
Ponomarev et al.; High-Performance Deep SubMicron CMOS Technologies with Polycrystalline-SiGe Gates; IEEE Transactions on Electron Devices, vol. 47, No. 4, Apr. 2000; pp. 848-855.
Lee et al.; Enhancement of PMOS Device Performance with Poly-SiGe Gate; IEEE Electron Device Letters, vol. 20, No. 5, May 1999; pp. 232-234.
Song et al.; Ultra Thin (<20) CVD Si3N4 Gate Dielectric for Song et al.; Ultra Thin (<20) CVD Si3N4 Gate Dielectric for Deep-Sub-Micron CMOS Devices; Microelectronics Research Center, The University of Texas, Austin; 4 pages.
Hattangady et al.; Ultrathin nitrogen-profile engineered gate dielectric films; Semiconductor Process and Device Center, Texas Instruments; 4 pages.
Tseng et al.; Reduced Gate Leakage Current and Boron Penetration of 0.18 m 1.5 V MOSFETs Using Integrated RTCVD Oxynitride Gate Dielectric; 4 pages.
Hattangady et al.; Remote Plasma Nitrided Oxides for Ultrathin Gate Dielectric Applications; SPIE 1998 Symp. Microelec. Manf.; Sep. 1998; Santa Clara, CA; pp. 1-11.
Wu et al.; Improvement of Gate Dielectric Reliability for p+Poly MOS Devices Using Remote PECVD Top Ni
Chen Yuanning
Chetlur Sundar Srinivasan
Roy Pradip Kumar
Jr. Carl Whitehead
Kielin Erik
LandOfFree
TWO-STEP OXIDATION PROCESS FOR OXIDIZING A SILICON SUBSTRATE... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with TWO-STEP OXIDATION PROCESS FOR OXIDIZING A SILICON SUBSTRATE..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and TWO-STEP OXIDATION PROCESS FOR OXIDIZING A SILICON SUBSTRATE... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3050844