Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2006-10-23
2008-08-26
Geyer, Scott B. (Department: 2812)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S424000, C438S524000, C438S525000, C257SE21147, C257SE21419, C257SE21655
Reexamination Certificate
active
07416948
ABSTRACT:
A field effect transistor is formed as follows. Trenches are formed in a semiconductor region of a first conductivity type. Each trench is partially filled with one or more materials. A dual-pass angled implant is carried out to implant dopants of a second conductivity type into the semiconductor region through an upper surface of the semiconductor region and through upper trench sidewalls not covered by the one or more material. A high temperature process is carried out to drive the implanted dopants deeper into the mesa region thereby forming body regions of the second conductivity type between adjacent trenches. Source regions of the first conductivity type are then formed in each body region.
REFERENCES:
patent: 6274437 (2001-08-01), Evans
patent: 6802719 (2004-10-01), Finney
patent: 2005/0242411 (2005-11-01), Tso
patent: 2007/0032020 (2007-02-01), Grebs et al.
patent: 2007/0069324 (2007-03-01), Takaishi
Calafut Daniel
Challa Ashok
Dolny Gary M.
Grebs Thomas E.
Kocon Christopher B.
Fairchild Semiconductor Corporation
Geyer Scott B.
Lee Cheung
Townsend and Townsend / and Crew LLP
LandOfFree
Trench FET with improved body to gate alignment does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Trench FET with improved body to gate alignment, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Trench FET with improved body to gate alignment will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4008259