Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2002-05-09
2003-03-25
Whitehead, Jr., Carl (Department: 2813)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S182000, C438S230000, C438S231000, C438S300000
Reexamination Certificate
active
06537885
ABSTRACT:
BACKGROUND OF THE INVENTION
The present invention relates to transistors and methods of manufacturing transistors.
Semiconductor devices become more powerful every year. One of the reasons why the power of the devices has steadily increased is that, every year, there are more and more transistors placed on a device. Concurrent with, and part of, the effort to place more transistors on a device is an effort to reduce the size of transistors. This effort also necessarily involves basic fabrication techniques of transistor structures.
There are many challenges being faced by those attempting to reduce transistor size. One method of reducing transistor size has been to reduce the size of the structures within a transistor. For example, gate lengths and junction depths have been steadily reduced. It has been found, however, that junction depth is important to the performance of the transistor. For example, the depth of the source and drain junctions of a transistor can be important in ensuring that a gate has enough control over the electron flow in the transistor. Further, junction depth can be important in the contact process for the source and drain terminals.
Generally, there are shallow and deep junctions in transition, and they have different depths. The shallow junction is useful to provide current flow between the source and drain in the transistor, and to achieve improved short channel effect. The deep junction is useful to improve the source and drain contact process.
Nevertheless, the shallow junction is one of the methods used in reducing the transistor size. Care should be taken in the fabrication of transistors to ensure that the junction depths in the transistor do not adversely affect the performance characteristics of the transistor.
Accordingly, new methods of manufacturing transistors to achieve smaller size are needed.
SUMMARY OF THE INVENTION
The present invention allows the manufacture of transistors having a shallow junction by using a two step epitaxial layer process. In accordance with a preferred embodiment, the fabrication process involves first depositing a spacer on a wafer and around gate structures, and then etching the spacer from the wafer. In the next step, a first silicon epitaxial layer is grown on the wafer. Then, a second spacer is deposited on the first silicon epitaxial layer and around the gate structures. Then the second spacer is etched from the first silicon epitaxial layer such that the second spacer remains around the gate structures. Next a second silicon epitaxial layer is grown on the first silicon epitaxial layer. Then, the second spacer is etched from around the gate structures. Then, ions are implanted at a first energy level to form four shallow junctions in areas near the gate structures. A third spacer is deposited on the second silicon epitaxial layer and around the gate structures, and then etched, such that the third spacer remains around the gate structures. Then, ions are implanted at a second energy level to form fifth and sixth junctions. The fifth junction is formed between the first and second inventors, and the sixth junction is formed between the third and fourth inventors.
REFERENCES:
patent: 5079180 (1992-01-01), Rodder et al.
patent: 5319232 (1994-06-01), Pfiester
patent: 6063677 (2000-05-01), Rodder et al.
patent: 6087235 (2000-07-01), Yu
patent: 6180978 (2001-01-01), Chatterjee et al.
patent: 6254676 (2001-07-01), Yang et al.
patent: 6326664 (2001-12-01), Chau et al.
patent: 6335214 (2002-01-01), Fung
patent: 6346447 (2002-02-01), Rodder
patent: 6355533 (2002-03-01), Lee
patent: 6445042 (2002-09-01), Yu et al.
Kang Woo-Tag
Lee Kil-Ho
Infineon - Technologies AG
Jr. Carl Whitehead
Lerner David Littenberg Krumholz & Mentlik LLP
Nguyen Thanh
LandOfFree
Transistor and method of manufacturing a transistor having a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Transistor and method of manufacturing a transistor having a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Transistor and method of manufacturing a transistor having a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3085086