Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2011-07-05
2011-07-05
Fourson, George (Department: 2823)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S637000, C438S694000, C438S740000, C257SE23145, C257SE21677
Reexamination Certificate
active
07972955
ABSTRACT:
Provided are a three dimensional semiconductor memory device and a method of fabricating the same. The method includes forming a stepwise structure by using mask patterns and a sacrificial mask pattern formed on the mask patterns as a consumable etch mask.
REFERENCES:
patent: 7539056 (2009-05-01), Katsumata et al.
patent: 7558141 (2009-07-01), Katsumata et al.
patent: 2008/0067583 (2008-03-01), Kidoh et al.
patent: 2009/0310425 (2009-12-01), Sim et al.
patent: 2010/0038703 (2010-02-01), Fukuzumi et al.
patent: 2010/0133599 (2010-06-01), Chae et al.
patent: 2010/0327323 (2010-12-01), Choi
patent: 2008-171839 (2008-07-01), None
patent: 2008-192708 (2008-08-01), None
patent: 2008-258458 (2008-10-01), None
Tanaka et al., “Bit Cost Scalable Technology with Punch and Plug Process for Ultra High Density Flash Memory”, 2007 Symposium on VLSI Technology Digest of Technical Papers, pp. 14-15.
Choi Sukhun
Kim Kyung-hyun
Mun Chang-Sup
Son Byoungkeun
F. Chau & Associates LLC
Fourson George
Samsung Electronics Co,. Ltd.
LandOfFree
Three dimensional semiconductor memory device and method of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Three dimensional semiconductor memory device and method of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Three dimensional semiconductor memory device and method of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2672615