Testing multiple levels in integrated circuit technology...

Radiation imagery chemistry: process – composition – or product th – Imaging affecting physical property of radiation sensitive... – Making electrical device

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C430S313000

Reexamination Certificate

active

06875560

ABSTRACT:
A method of testing an integrated circuit is provided, which includes providing a semiconductor substrate having a semiconductor device provided thereon. A first dielectric layer is formed over the semiconductor substrate and a first channel is formed in the first dielectric layer in contact with the semiconductor device. A first contact pad mask layer is formed and a first contact pad in the first contact pad mask layer is formed in contact with the first channel. The first contact pad is used to test the first channel and the semiconductor device and the first contact pad mask layer and the first contact pad are removed.

REFERENCES:
patent: 5629137 (1997-05-01), Leedy
patent: 5654127 (1997-08-01), Leedy

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Testing multiple levels in integrated circuit technology... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Testing multiple levels in integrated circuit technology..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Testing multiple levels in integrated circuit technology... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3382284

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.