Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2007-03-21
2010-06-15
Ton, David (Department: 2117)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
C714S727000
Reexamination Certificate
active
07739564
ABSTRACT:
Testing an integrated circuit using dedicated function pins in a non-dedicated function test mode is described. In a first mode, a circuit block is activated for processing first information provided via dedicated function pins. In a second mode, the circuit block is deactivated. Control logic is coupled to receive state information from a state storing device and coupled to receive the first information and second information from the dedicated function pins. The control logic is configured to gate the second information for passage to programmable logic responsive to the state information being for the second mode. The control logic is configured to gate the first information to preclude passage to the programmable logic responsive to the state information being for the first mode.
REFERENCES:
patent: 6101457 (2000-08-01), Barch et al.
patent: 6160418 (2000-12-01), Burnham
patent: 7265578 (2007-09-01), Tang et al.
patent: 7392446 (2008-06-01), Simmons et al.
patent: 7624321 (2009-11-01), Whetsel
patent: 7631235 (2009-12-01), Plunkett
Lai Andrew Wing-Leung
Simmons Tuyet Ngoc
Ton David
Webostad W. Eric
Xilinx , Inc.
LandOfFree
Testing an integrated circuit using dedicated function pins does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Testing an integrated circuit using dedicated function pins, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Testing an integrated circuit using dedicated function pins will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4186484