Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2003-05-13
2008-10-14
Louis-Jacques, Jacques (Department: 2117)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
C714S729000, C327S202000
Reexamination Certificate
active
07437634
ABSTRACT:
A sequential scan cell includes an input port for functional data and an input for scan test data. The input for scan test data is an input to a master scan flip-flop coupled to a slave scan flip-flop defining a scan test circuit. Such a scan test circuit is coupled to the functional circuit of the sequential scan cell such that the path for a functional signal is not through the scan test circuit, imparting no performance penalty to the functional signal. Scan test data is scanned in and out of the sequential cell by two non-overlapping scan clocks that are active only when system functional clocks are in an off state.
REFERENCES:
patent: 4553236 (1985-11-01), Zasio et al.
patent: 5172011 (1992-12-01), Leuthold et al.
patent: 5173904 (1992-12-01), Daniels et al.
patent: 5574733 (1996-11-01), Kim
patent: 5774473 (1998-06-01), Harley
patent: 6023778 (2000-02-01), Li
patent: 6240536 (2001-05-01), Mikan et al.
patent: 6815977 (2004-11-01), Sabbavarapu et al.
patent: 2003/0093733 (2003-05-01), Zhang
Designs with Multiple Clock Domains: Avoiding Clock Skew and Reducing Pattern Count Using DFTAdvisor and Fastscant, Mentor Graphics Corporation, Mar. 2001, pp. 1-22.
“Designs with Multiple Clock Domains: Avoiding Clock Skew and Reducing Pattern Count Using DFTAdvisor and FastScan”, www.mentor.com/dft,1-22.
“Embedded Deterministic Test (EDT tm)-DFT Technology for High-Quality Low-Cost Manufacturing Test”,Mentor Graphics Corporation, 1-17.
Bayraktaroglu, Ismet, et al., “Improved Methods for Fault Diagnosis in Scan-Based BIST”, 4 pgs.
Cheung, Benson, et al., “The Seven Deadly Sins of Scan-Based Designs”, www.eedesign.com, (Apr. 2, 2003), 7 pgs.
Tendolkar, Nandu, et al., “Scan-Based At-Speed Testing for the Fastest Chips”, www.mentor.com/dft, 1-9.
Jaber Talal K.
Sabbavarapu Anil K.
Intel Corporation
Louis-Jacques Jacques
Schwegman Lundberg & Woessner, P.A.
Tabone, Jr. John J.
LandOfFree
Test scan cells does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Test scan cells, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Test scan cells will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3998933