Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
1999-06-21
2002-04-23
Ton, David (Department: 2133)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
C714S718000, C714S733000
Reexamination Certificate
active
06378091
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a test mode circuit incorporated into a semiconductor memory device such as synchronous dynamic random access memory (SDRAM) device.
2. Description of the Related Art
In a test mode circuit incorporated into a SDRAM device, a latch circuit latches a test enable signal and address signals, and a decoder circuit decodes the address signals latched in the latch circuit in response to the test enable signal latched in the latch circuit to generate one of test mode signals. Also, a power on reset signal generating circuit is provided. A gate circuit controlled by the power on reset signal generating circuit is connected between the latch circuit and the decoder circuit. Therefore, when the power on reset signal is generated from the power on reset signal generating circuit, the gate circuit stops the transfer of the test enable signal and the address signals from the latch circuit to the decoder circuit, thus resetting the test mode signals. This will be explained later in detail.
In the above-described prior art test mode circuit, whether or not the power on reset signal is generated depends on the rising waveform of the power supply voltage. Therefore, even if the power is turned ON, the power on reset signal generating circuit does not surely generate a power-on-reset signal. As a result, even after the power is turned ON, the device may enter a normal operation mode without resetting the test mode signals. In this case, the normal operation mode becomes erroneous. In addition, since it is impossible for the user to reset the test modes from the exterior of the device, the device can never enter a normal operation mode.
SUMMARY OF THE INVENTION
It is an object of the present invention to provide a test mode circuit capable of surely resetting test mode signals.
According to the present invention, in a test mode circuit, a latch circuit latches a test enable signal and address signals, and a decoder circuit decodes the address signals latched in the latch circuit in response to the test enable signal latched in the latch circuit to generate one of the test mode signals. A data mask terminal is connected to an input circuit for inputting a signal at the data mask terminal and generating a mask signal. A gate circuit is connected to the latch circuit or the decoder circuit and the input circuit. The gate circuit passes the test enable signal and the address signals or the test mode signals when the mask signal is inactive, and masks the same signals when the mask signal is active.
REFERENCES:
patent: 5184327 (1993-02-01), Matsuda et al.
patent: 5204837 (1993-04-01), Suwa et al.
patent: 5337282 (1994-08-01), Koike
patent: 5365481 (1994-11-01), Sawada
patent: 5619462 (1997-04-01), McClure
patent: 5652730 (1997-07-01), Kono et al.
patent: 5687345 (1997-11-01), Matsubara et al.
patent: 5793687 (1998-08-01), Deans et al.
patent: 5844914 (1998-12-01), Kim et al.
patent: 5966388 (1999-10-01), Wright et al.
patent: 6014336 (2000-01-01), Powell et al.
patent: 6028798 (2000-02-01), Roohparvar
patent: 6175529 (2001-01-01), Otsuka et al.
patent: 03-194799 (1991-08-01), None
patent: 5-233099 (1993-09-01), None
patent: 5-266695 (1993-10-01), None
patent: 5-274898 (1993-10-01), None
patent: 7-134661 (1995-05-01), None
patent: 8-185331 (1996-07-01), None
NEC Corporation
Ton David
Torres Joseph D.
LandOfFree
Test mode circuit capable of surely resetting test mode signals does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Test mode circuit capable of surely resetting test mode signals, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Test mode circuit capable of surely resetting test mode signals will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2874450