Tapered isolated metal profile to reduce dielectric layer cracki

Active solid-state devices (e.g. – transistors – solid-state diode – Lead frame – With stress relief

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

257670, 257674, 257620, 257775, H01L 213205, H01L 27108

Patent

active

059733870

ABSTRACT:
Leading and trailing metal features in a dense array of conductive lines bordering an open field are formed with side surfaces that gradually taper in the direction of the open field toward an underlying substrate. Each side surface bordering the open field is formed with a sufficient slope to reduce cracking of the subsequently deposited dielectric gap fill layer at high stress areas bordering the open field.

REFERENCES:
IBM (Method for metallization patterning, IBM Technical Disclosure Bulletin, IBM Corp. p. 451, vol. 37 No. 05), May 1994.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Tapered isolated metal profile to reduce dielectric layer cracki does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Tapered isolated metal profile to reduce dielectric layer cracki, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Tapered isolated metal profile to reduce dielectric layer cracki will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-767887

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.