Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2006-04-18
2006-04-18
Ton, David (Department: 2138)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
C714S727000, C714S741000
Reexamination Certificate
active
07032151
ABSTRACT:
Systems and methods for digital-based, standards-compatible, testing of analog circuits embedded inside integrated circuits. In this regard, one such system can be broadly described by a test stimulus generator that transmits a binary-level test-stimulus signal into an analog circuit located inside an integrated circuit; a converter that converts an analog output signal from the analog circuit into a digital output signal; a boundary-scan register chain that transmits the digital output signal out of the integrated circuit, and a test equipment that receives the digital output signal using the IEEE 1149.1 boundary-scan standard and analyzes the digital output signal to compute one or more specifications of the analog circuit located inside the integrated circuit.
REFERENCES:
patent: 5225834 (1993-07-01), Imai et al.
patent: 5793778 (1998-08-01), Qureshi
patent: 5872908 (1999-02-01), Whetsel
patent: 5974578 (1999-10-01), Mizokawa et al.
patent: 6331770 (2001-12-01), Sugamori
patent: 6653827 (2003-11-01), Gaither et al.
Brian R. Wilkins, “An Introduction to IEEE-1149.4 Analog and Mixed-Signal Boundary-Scan Test,” Copyright 1999-2001 ChipCenter, pp. 1-13.
Dr. R. G. “Ben” Bennetts, “Tech Note: Boundary-Scan Testing, Part 1: An Introduction,”Copyright 1999 ChipCenter, pp. 1-3, http://www.chipcenter.com/TestandMeasurement/tn037.html?PRINT=true.
Dr. R. G. “Ben” Bennetts, “Tech Note: A Closer Look,” Copyright 1999 ChipCenter, pp. 1-4, http://www.chipcenter.com/TestandMeasurement/tn037.html?PRINT=true.
Rick Nelson, “Implement Analog PCB Tests Pending IEEE 1149.4's Emergence,” Mar. 2, 2000, pp. 1-4, http://www.tmworld.com/articles/2000/03—PCB.htm.
Chatterjee Abhijit
Halder Achintya
Georgia Tech Research Corporation
Thomas Kayden Horstemeyer & Risley LLP
Ton David
LandOfFree
Systems and methods for testing integrated circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Systems and methods for testing integrated circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Systems and methods for testing integrated circuits will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3558786