Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Patent
1997-12-03
2000-01-04
De Cady, Albert
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
714719, 714733, G06F 11263
Patent
active
060121572
ABSTRACT:
A method and apparatus for testing a RAM BIST controller by initializing a RAM behavior model with known fault data, running a RAM BIST controller model along with the RAM behavior model, and then comparing the output of the RAM BIST controller model with the known fault data to determine if there are any differences. A difference will indicate a fault in the RAM behavior model. The accuracy of the RAM BIST controller can then be used to compare the design of the RAM BIST controller with designs for other RAM BIST controllers in order to find the ideal RAM BIST controller for the intended purposes.
REFERENCES:
patent: 3702011 (1972-10-01), Armstrong
patent: 4204633 (1980-05-01), Goel
patent: 4242751 (1980-12-01), Henckels et al.
patent: 4727313 (1988-02-01), Barazilai et al.
patent: 4763289 (1988-08-01), Barzilai et al.
patent: 5390194 (1995-02-01), Mannle
patent: 5410678 (1995-04-01), Takasaki
patent: 5475624 (1995-12-01), West
patent: 5513339 (1996-04-01), Agrawal et al.
patent: 5633813 (1997-05-01), Srinivasan
patent: 5831996 (1998-11-01), Abramovici et al.
Cady Albert De
LSI Logic Corporation
Ton David
LandOfFree
System for verifying the effectiveness of a RAM BIST controller' does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System for verifying the effectiveness of a RAM BIST controller', we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for verifying the effectiveness of a RAM BIST controller' will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1081220