Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2007-01-16
2007-01-16
Lamarre, Guy (Department: 2133)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
C714S036000, C714S731000
Reexamination Certificate
active
10196338
ABSTRACT:
A system for testing an integrated circuit at a plurality of locations with a plurality of test modes includes a sequence of test-mode storage devices, each of which has an input and an output. The sequence includes at least first and second test-mode storage devices located at corresponding first and second locations on the integrated circuit and configured to store first and second test modes. The first test-mode storage device is configured to perform a shift operation by providing the first test-mode at its output. The second test-mode storage device has its input connected to the output of the first test-mode storage device. This second device is configured to perform the shift operation by receiving, at its input, the first test mode and providing, at its output, the second test-mode.
REFERENCES:
patent: 4710933 (1987-12-01), Powell et al.
patent: 5631911 (1997-05-01), Whetsel, Jr.
patent: 5764079 (1998-06-01), Patel et al.
patent: 5850509 (1998-12-01), Fandrich et al.
patent: 6046947 (2000-04-01), Chai et al.
patent: 6060924 (2000-05-01), Sugano
patent: 6598192 (2003-07-01), McLaurin et al.
patent: 199 50 838 (2001-06-01), None
IEEE Std 1149.1-1990,IEEE Standard Test Access Port and Boundary—Scan Architecture,Feb. 15, 1990.
Kaiser Robert
Schaffroth Thilo
Abraham Esaw
Lamarre Guy
LandOfFree
System for testing an integrated circuit using multiple test... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System for testing an integrated circuit using multiple test..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for testing an integrated circuit using multiple test... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3786695