Electrical computers and digital processing systems: memory – Storage accessing and control – Control technique
Reexamination Certificate
2007-01-02
2007-01-02
Wolfe, Jr., Willis R. (Department: 3747)
Electrical computers and digital processing systems: memory
Storage accessing and control
Control technique
C711S167000, C713S600000
Reexamination Certificate
active
11242708
ABSTRACT:
A power throttling method and system for a memory controller. In one embodiment, a throttle value and a counter for controlling memory accesses by the memory controller to one or more memory devices are provided in the memory controller. Responsive to a throttle control signal indicative of an over-current state, on each clock cycle, the value of the counter is incremented by one, the counter value is compared to the throttle value, and if the counter value is greater than the throttle value, issuance of a memory operation cycle during the clock cycle is prevented.
REFERENCES:
patent: 4556952 (1985-12-01), Brewer et al.
patent: 5917496 (1999-06-01), Fujita et al.
patent: 6199127 (2001-03-01), Ajanovic
patent: 6356470 (2002-03-01), Sadler et al.
patent: 6430068 (2002-08-01), Sadler et al.
patent: 6505265 (2003-01-01), Ishikawa et al.
patent: 6564288 (2003-05-01), Olarig et al.
patent: 6564328 (2003-05-01), Grochowski et al.
patent: 6654265 (2003-11-01), Sadler et al.
patent: 6662278 (2003-12-01), Kahn et al.
patent: 6681285 (2004-01-01), Ng
patent: 6826670 (2004-11-01), Middleton et al.
patent: 2002/0066047 (2002-05-01), Olarig et al.
LandOfFree
System and method for throttling memory accesses does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for throttling memory accesses, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for throttling memory accesses will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3739109