System and method for system-on-chip interconnect verification

Details System and method for system-on-chip interconnect verification System and method for system-on-chip interconnect verification

2007-12-25

2007-12-25

Lamarre, Guy (Department: 2117)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Transmission facility testing

C714S025000, C714S030000, C714S044000, C714S056000, C714S709000, C714S724000, C714S728000, C714S733000, C714S739000

Reexamination Certificate

active

10906388

ABSTRACT:
A system and method for verifying system-on-chip interconnect includes a first linear feedback shift register coupled to an output interface of a first system-on-chip component, a second linear feedback shift register instantiated in a second system-on-chip component, and a comparator coupled to the second linear feedback shift register and the input interface of the second system-on-chip. Another method for verifying includes generating a pseudo-random number sequence with the first linear feedback shift register and the second linear feedback shift register using an identical first initial state, and comparing an output of the first linear feedback shift register with an output of the second linear feedback shift register and reporting a miss-compare.

REFERENCES:
patent: 3315228 (1967-04-01), Futerfas et al.
patent: 5228042 (1993-07-01), Gauthier et al.
patent: 5726991 (1998-03-01), Chen et al.
patent: 6002714 (1999-12-01), Huscroft
patent: 6249893 (2001-06-01), Rajsuman et al.
patent: 6477674 (2002-11-01), Bates et al.
patent: 6553530 (2003-04-01), Kim
patent: 6678645 (2004-01-01), Rajsuman et al.
patent: 6754867 (2004-06-01), Ojha et al.
patent: 6760873 (2004-07-01), Hao et al.
patent: 6816987 (2004-11-01), Olson et al.
patent: 6834368 (2004-12-01), Nozuyama
patent: 2002/0040459 (2002-04-01), Watanabe et al.
patent: 2003/0070126 (2003-04-01), Werner et al.
patent: 2003/0208707 (2003-11-01), Zerbe et al.
patent: 2004/0128603 (2004-07-01), Reberga
patent: 2006/0168483 (2006-07-01), Sherlock et al.

Affiliated with

Also associated with

Rating

System and method for system-on-chip interconnect verification does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and method for system-on-chip interconnect verification, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for system-on-chip interconnect verification will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3840521