Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate
2011-05-03
2011-05-03
Krofcheck, Michael C (Department: 2186)
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
C711S213000, C711SE12057, C712S207000, C712S029000, C712S029000
Reexamination Certificate
active
07937533
ABSTRACT:
A design structure embodied in a machine readable storage medium for designing, manufacturing, and/or testing a design is provided. The design structure generally includes a computer system that includes a CPU, a memory controller, memory, a bus connecting the CPU, memory controller and memory, circuitry for providing a speculative read threshold corresponding to a selected percentage of the total number of reads that can be speculatively issued, and circuitry for intermixing demand reads and speculative reads in accordance with the speculative read threshold.
REFERENCES:
patent: 5689499 (1997-11-01), Hullett et al.
patent: 6154803 (2000-11-01), Pontius et al.
patent: 6233645 (2001-05-01), Chrysos et al.
patent: 6625707 (2003-09-01), Bormann
patent: 6704842 (2004-03-01), Janakiraman et al.
patent: 6804750 (2004-10-01), LaBerge
patent: 7130967 (2006-10-01), Arimilli et al.
patent: 7584294 (2009-09-01), Plamondon
patent: 7600078 (2009-10-01), Cen et al.
patent: 2002/0087811 (2002-07-01), Khara et al.
patent: 2002/0095301 (2002-07-01), Villena
patent: 2003/0005252 (2003-01-01), Wilson et al.
patent: 2003/0079089 (2003-04-01), Barrick et al.
patent: 2004/0098552 (2004-05-01), Kadi
patent: 2004/0123043 (2004-06-01), Rotithor et al.
patent: 2004/0162947 (2004-08-01), Hooker
patent: 2005/0117583 (2005-06-01), Uchida et al.
patent: 2005/0155026 (2005-07-01), DeWitt et al.
patent: 2006/0294223 (2006-12-01), Glasgow et al.
patent: 2007/0214335 (2007-09-01), Bellows et al.
patent: 2007/0294487 (2007-12-01), Mino et al.
patent: 2009/0089510 (2009-04-01), Lee et al.
patent: 2009/0150401 (2009-06-01), Allen, Jr. et al.
patent: 2009/0150618 (2009-06-01), Allen, Jr. et al.
Office Action History of U.S. Appl. No. 11/953,201, dated May 12, 2010.
Office Action History of U.S. Appl. No. 12/115,146, dated May 12, 2010.
Office Action History of U.S. Appl. No. 11/953,255, dated Apr. 28, 2010.
U.S. Appl. No. 11/953,255, filed Dec. 10, 2007, entitled, “System and Method for Handling Data Requests.”
Allen, Jr. James J.
Jenkins Steven K.
Mossman James A.
Trombley Michael R.
International Business Machines - Corporation
Krofcheck Michael C
Patterson & Sheridan LLP
LandOfFree
Structure for handling data requests does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Structure for handling data requests, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Structure for handling data requests will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2676044