Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2005-11-01
2005-11-01
Lamarre, Guy (Department: 2133)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
Reexamination Certificate
active
06961887
ABSTRACT:
A technique of generation of a job for a digital testing unit for a test station from a circuit simulation unit includes completing fault simulation on electronic circuitry, then executing a first program without a fault dictionary, generating a pin map of the electronic circuitry and appending any pin groups, generating test vectors using the pin groups by the first program, generating additional pin groups to accommodate any orphan pins, converting the pin maps and pattern files to pin maps and pattern files, executing the first program to generate the fault dictionary, inputting a minimum scope level of analysis of the circuitry, generating the fault dictionary in fault dictionary data files according to the minimum scope level, generating a fault retriever file from the first program; and transporting the fault dictionary data files, test vectors, new pin maps, and fault retriever file to a second program for run-time fault analysis on the electronic circuitry testing unit. Wire path files and test vectors are generated. The scoring of a mismatch between predicted test responses and actual tester responses can be done by assigning a partial credit for primary output patterns being detected.
REFERENCES:
patent: 4348760 (1982-09-01), Rice et al.
patent: 4727545 (1988-02-01), Glackemeyer et al.
patent: 4996688 (1991-02-01), Byers et al.
patent: 5184308 (1993-02-01), Nagai et al.
patent: 5189365 (1993-02-01), Ikeda et al.
patent: 5371851 (1994-12-01), Pieper et al.
patent: 5475624 (1995-12-01), West
patent: 5596587 (1997-01-01), Douglas et al.
patent: 5633812 (1997-05-01), Allen et al.
patent: 5663967 (1997-09-01), Lindberg et al.
patent: 5802348 (1998-09-01), Stewart et al.
patent: 6141630 (2000-10-01), McNamara et al.
patent: 6202044 (2001-03-01), Tzori
Steven D. Millman, Edward J. MxCluskey, John M. Acken; Diagnosing CMOS Bridging Faults with Stuck-at Fault Dictionaries; 1990 IEEE; 1990 International Test Conference; pp. 860-870.
West C. M., Next Generation Test Generator (NGTG) Interface to Automatic Test Equipment (ATE) for Digital Circuits, Sep. 22-25, 1997, 1997 IEEE Autotestcon Proceedings , pp. 126-128.
Pestana, P.A., Making the Bridge Between Two Worlds-Post-Processing LASAR Data Into a Test Language, Sep. 16-19, 1996, IEEE , pp. 223-230.
Wedge, G., Using Boundary scan With a Fault Dictionary to Test and Diagnose Clusters of Non-Scan Logic, Sep. 16-19, 1996, IEEE, pp. 400-404.
Homer Mark
Lamarre Guy
Tabone, Jr. John J.
The United States of America as represented by the Secretary of
LandOfFree
Streamlined LASAR-to-L200 post-processing for CASS does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Streamlined LASAR-to-L200 post-processing for CASS, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Streamlined LASAR-to-L200 post-processing for CASS will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3495680