Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2008-03-11
2008-03-11
Lebentritt, Michael (Department: 2812)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S097000, C438S640000, C257SE21170, C257SE21412
Reexamination Certificate
active
07341907
ABSTRACT:
Methods for depositing hemispherical grained silicon layers and nanocrystalline grain-sized polysilicon layers are provided. The hemispherical grained silicon layers and nanocrystalline grain-sized polysilicon layers are deposited in single substrate chemical vapor deposition chambers. The hemispherical grained silicon layers and nanocrystalline grain-sized polysilicon layers may be used as electrode layers in semiconductor devices. In one aspect, a two step deposition process is provided to form a nanocrystalline grain-sized polysilicon layer with a reduced roughness.
REFERENCES:
patent: 5658381 (1997-08-01), Thakur et al.
patent: 5663090 (1997-09-01), Dennison et al.
patent: 5753559 (1998-05-01), Yew et al.
patent: 5759262 (1998-06-01), Weimer et al.
patent: 5798280 (1998-08-01), Mathews et al.
patent: 5960281 (1999-09-01), Nam et al.
patent: 6060355 (2000-05-01), Batra et al.
patent: 6413833 (2002-07-01), Yamamoto
patent: 2001/0009284 (2001-07-01), Yang
patent: 2001/0009808 (2001-07-01), Ping et al.
patent: 2002/0132101 (2002-09-01), Fonash et al.
patent: 2002/0173127 (2002-11-01), Wang et al.
patent: 2003/0047734 (2003-03-01), Fu et al.
patent: 2003/0124818 (2003-07-01), Luo et al.
patent: 2004/0063301 (2004-04-01), Fu et al.
patent: 2004/0203233 (2004-10-01), Kang et al.
patent: 2006/0258124 (2006-11-01), Singh et al.
T.I. Kamins, et al., “Structure of Chemically Deposited Polycrystalline-Silicon Films” Thin Solid Films vol. 16 (1973) p. 147-165.
Akira Sakai, et al., “Novel Seeding Method for the Growth of Polycrystalline Si Films with Hemispherical Grains” Appl. Phys. Lett., vol. 61(2), Jul. 13, 1992, p. 159-161.
Cunningham Kevin
Iyer R. Suryanarayanan
Li Ming
Panayil Sheeba
Xing Guangcai
Applied Materials Inc.
Lebentritt Michael
Mustapha Abdulfattah
Patterson & Sheridan LLP
LandOfFree
Single wafer thermal CVD processes for hemispherical grained... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Single wafer thermal CVD processes for hemispherical grained..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Single wafer thermal CVD processes for hemispherical grained... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2787507