Single mask scheme method and structure for integrating PMOS...

Details Single mask scheme method and structure for integrating PMOS... Single mask scheme method and structure for integrating PMOS...

2006-06-19

2010-10-26

Nguyen, Ha Tran T (Department: 2829)

Semiconductor device manufacturing: process

Making field effect device having pair of active regions...

Having insulated gate

C438S197000, C438S230000, C257SE21632, C257SE21634, C257SE21636

Reexamination Certificate

active

07820500

ABSTRACT:
A method for forming a CMOS integrated circuit using strained silicon technology. The method forms a liner layer overlying the first gate structure and the second gate structure and overlying first source/drain regions in the first well region and second source/drain regions in the second well region. In a preferred embodiment, the method patterns A spacer dielectric layer to form first sidewall spacer structures on the first gate structure, including the first edges and to form the second sidewall spacer structures on the second gate structure, including the second edges, while using a portion of the liner layer as a stop layer. The method maintains the liner layer overlying the first source/drain regions and second source/drain regions during at least the patterning of the spacer dielectric layer according to a preferred embodiment. The method also etches a first source region and a first drain region adjacent to the first gate structure using the hard mask layer and the first sidewall spacers as a protective layer. The method deposits a silicon germanium fill material into the first source region and the first drain region to fill the etched first source region and the etched first drain region while causing the first channel region between the first source region and the first drain region to be strained in compressive mode from at least the silicon germanium material formed in the first source region and the first drain region.

REFERENCES:
patent: 6372569 (2002-04-01), Lee et al.
patent: 6483151 (2002-11-01), Wakabayashi et al.
patent: 6617623 (2003-09-01), Rhodes
patent: 6713357 (2004-03-01), Wang et al.
patent: 6891192 (2005-05-01), Chen et al.
patent: 7547595 (2009-06-01), Ning
patent: 2003/0139001 (2003-07-01), Snyder et al.
patent: 2005/0035409 (2005-02-01), Ko et al.
patent: 2005/0158931 (2005-07-01), Chen et al.
patent: 2006/0086987 (2006-04-01), Chen et al.
patent: 2007/0184668 (2007-08-01), Ning et al.
patent: 1499578 (2004-05-01), None

Affiliated with

Also associated with

Rating

Single mask scheme method and structure for integrating PMOS... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Single mask scheme method and structure for integrating PMOS..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Single mask scheme method and structure for integrating PMOS... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4172578